verilog modelgen verilog

hello,

i am interested to do some simple simulations (gates, flip flops, memories)
with verilog.
I saw there is a repo

gnucap-modelgen-verilog

is it possible to load verilog testbench with gnucap?

thanks a lot!

patrick

lmpx.com only provides a reader for public news (NNTP) servers. It is not affiliated with the servers or forums shown here and is not responsible for the content of articles, which is written by their respective authors.