Re: modelgen & veriloga
al davis <[email protected]>
| Newsgroups | gmane.comp.gnu.gnucap.devel |
|---|---|
| Message-ID | <20200227003855.7836994b@z> |
On Tue, 25 Feb 2020 15:01:04 +0100 Vincent Pinon <[email protected]> wrote: > So we would go for a "subcircuit" architecture, not trying to plug > directly into matrix? I understand it is more generic & flexible, is it > as efficient? more efficient for complex models that can benefit from the flexibility, less efficient for simple models that can't. My intent has always been to allow both. In verilog, "module" implies subcircuit representation, "macromodule" implies flat representation.