wdebug instruction causes XLB slave error acknowledge interrupt on MCF547X.

--000e0cd297f01ae6550466f7cf7b
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: 7bit

I want to disable the PST signals, when not debugging, to reduce RF
emissions. I used the following code successfully in an MCF537X project, but
when I use it on a V4 processor I get an interrupt from the XLB arbiter.

csr_data       dc.w    0010110010000000b       ;CSR
                   dc.w    2,0,0                   ;PCD
...
                lea     csr_data,a0
                dc.w    1111101111010000b     ;wdebug.l a0
                dc.w    0000000000000011b

My assembler doesn't support wdebug, hence the hand coded dc.w stuff. All
the code does is set the PCD bit in the BDM CSR register.

The fault address is csr_data + 4, i..e. half way through the data. The
fault is a slave error acknowledge. The data is correctly aligned on a four
byte boundary and is certainly accessible by normal instructions.

Anybody know what is going on here?

TIA, Chris

--000e0cd297f01ae6550466f7cf7b
Content-Type: text/html; charset=ISO-8859-1
Content-Transfer-Encoding: quoted-printable

I want to disable the PST signals, when not debugging, to reduce RF emissio=
ns. I used the following code successfully in an MCF537X project, but when =
I use it on a V4 processor I get an interrupt from the XLB arbiter.<br><br>
csr_data=A0=A0=A0=A0=A0=A0 dc.w=A0=A0=A0 0010110010000000b=A0=A0=A0=A0=A0=
=A0 ;CSR<br>=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 dc.w=A0=
=A0=A0 2,0,0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 ;PCD<br>=
...<br>=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 lea=A0=A0=A0=A0 csr_da=
ta,a0<br>=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 dc.w=A0=A0=A0 111110=
1111010000b=A0=A0=A0=A0 ;wdebug.l a0<br>
=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 dc.w=A0=A0=A0 000000000000001=
1b<br><br>My assembler doesn&#39;t support wdebug, hence the hand coded dc.=
w stuff. All the code does is set the PCD bit in the BDM CSR register.<br><=
br>The fault address is csr_data + 4, i..e. half way through the data.  The=
 fault is a slave error acknowledge. The data is correctly aligned on a fou=
r byte boundary and is certainly accessible by normal instructions.<br>
<br>Anybody know what is going on here?<br><br>TIA, Chris<br><br>

[email protected]=09Send a post to the list.
[email protected]=09Join the list.
[email protected]=09Join the list in digest mode.
[email protected]=09Leave the list.
--000e0cd297f01ae6550466f7cf7b--