Re: [PATCH] Arm Initialize SP for Cortex-R in semihosting case
Corinna Vinschen <[email protected]>
| Newsgroups | gmane.comp.lib.newlib |
|---|---|
| Message-ID | <[email protected]> |
Hey Richard, Care to take a look? On Jan 31 16:36, Alexander Fedotov wrote: > Ping patch > > On Wed, Jan 23, 2019 at 3:22 PM Alexander Fedotov <[email protected]> wrote: > > > > Patch updated. Forgot to move .Lstack in previous version. > > > > Alex > > > > On Wed, Jan 23, 2019 at 1:40 PM Alexander Fedotov <[email protected]> wrote: > > > > > > Since Cortex-R cores doesn't have NVIC and therefore no hardware stack > > > pointer initialization we have to force SP initialized by default > > > value and then override if optional value is passed over HeapInfo > > > > > > Alex Thanks, Corinna -- Corinna Vinschen Cygwin Maintainer Red Hat
signature.asc
(application/pgp-signature, 833 B)
-----BEGIN PGP SIGNATURE----- iQIzBAEBCAAdFiEEoVYPmneWZnwT6kwF9TYGna5ET6AFAlxUFeYACgkQ9TYGna5E T6DlXQ/+Kex8oB7gYNL+0PHY9+KkVgjyIQwBckaauKXYm6p3UHpHE6CWbUXovGwt p4U09RwXDRdVBwRfOybvkWX6ywy4VwVwvZAQyL6hWDXv2M0J4CmSSe96j3HhhQKz RZ8bdqpYjXCVNdbYNYAgTBIiuVAVc0J9oiTta3A0cT3lZaG0TVrxu+OWAaI3cqFD fedpTZpo6JvQyoIz6BiRXA+3h4/DVZhQSUnFYFgFTewIsivScavmvIlMpxYlyJRH ZdO3b0WHKOZxmeuAt4oD/SHDQizoAnZD8SV2QOUaExFpJtQKb48QdXe1lCRAgZCD aU2WAPVPcMCf9gMj9RSqeIPxrY9kygZ0N3NtEjnoN2NjGPhyvWHDtUt6RtqF92C4 xIyVTOI3Bq3REwNikZh9gXdsRdhV1YoMJ0OWTc552/CgbDpjC8zb7AwP/jXdroX3 b62+PHazLxggdY0jdTAiFNyf0lyPf8k+sE9pQIbBc43xz6Tgzhmx+u5QC/WWy38+ yFLVnG6VrrGFuq+dIJ52G+k2YMVaP9o7/wMZf5uQfvfY+jvW1Q4Ltj7H7c37UIas T54rrC60KWwlKpf3R2n5IZ3SLhHhL0TY2DFeupnFbXnowmhF7up4IuENGnHtq4gw Gq32GUQrex+ijbAEw6cJeQoGFpL21WAd8T3eYkwTtUitC3afIIo= =/v42 -----END PGP SIGNATURE-----