x1000: add XT26G01CWSIGA flash chip
rockbox-gerrit-noreply--- via rockbox-cvs <[email protected]>
| Newsgroups | gmane.comp.systems.archos.rockbox.cvs |
|---|---|
| Message-ID | <[email protected]> |
commit 0474dca7c3663e1181d33395dbe71618c9ebcc5c Author: Aidan MacDonald <[email protected]> Date: Fri Jan 23 16:16:31 2026 +0000 x1000: add XT26G01CWSIGA flash chip Recently seen in Hifi Walker H2 units. Links: - https://datasheet.lcsc.com/lcsc/2108141930_XTX-XT26G01CWSIGA_C2833378.pdf - https://www.xtxtech.com/en/Products/info.aspx?productModel=XT26G01CWSIGA Change-Id: Ieef9974d2b13723047b020ff0ab2498bf18ca00d diff --git a/firmware/target/mips/ingenic_x1000/nand-x1000.c b/firmware/target/mips/ingenic_x1000/nand-x1000.c index af0f972eae..7c5547f947 100644 --- a/firmware/target/mips/ingenic_x1000/nand-x1000.c +++ b/firmware/target/mips/ingenic_x1000/nand-x1000.c @@ -93,6 +93,28 @@ static const struct nand_chip chip_gd5f1gq4xexx = { .cmd_program_load = NANDCMD_PROGRAM_LOAD_x4, }; +static const struct nand_chip chip_xt26g01cwsiga = { + .log2_ppb = 6, /* 64 pages */ + .page_size = 2048, + .oob_size = 128, + .nr_blocks = 1024, + .bbm_pos = 2048, + .clock_freq = 150000000, + .dev_conf = jz_orf(SFC_DEV_CONF, + CE_DL(1), HOLD_DL(1), WP_DL(1), + CPHA(0), CPOL(0), + TSH(7), TSETUP(0), THOLD(0), + STA_TYPE_V(1BYTE), CMD_TYPE_V(8BITS), + SMP_DELAY(1)), + .flags = NAND_CHIPFLAG_QUAD | NAND_CHIPFLAG_HAS_QE_BIT | + NAND_CHIPFLAG_ON_DIE_ECC, + .cmd_page_read = NANDCMD_PAGE_READ, + .cmd_program_execute = NANDCMD_PROGRAM_EXECUTE, + .cmd_block_erase = NANDCMD_BLOCK_ERASE, + .cmd_read_cache = NANDCMD_READ_CACHE_x4, + .cmd_program_load = NANDCMD_PROGRAM_LOAD_x4, +}; + #define chip_ds35x1gaxxx chip_gd5f1gq4xexx #define chip_gd5f1gq5xexxg chip_gd5f1gq4xexx @@ -105,6 +127,7 @@ const struct nand_chip_id supported_nand_chips[] = { NAND_CHIP_ID(&chip_ds35x1gaxxx, NAND_READID_ADDR, 0xe5, 0x21), /* 1.8 V */ NAND_CHIP_ID(&chip_gd5f1gq5xexxg, NAND_READID_ADDR, 0xc8, 0x51), /* 3.3 V */ NAND_CHIP_ID(&chip_gd5f1gq5xexxg, NAND_READID_ADDR, 0xc8, 0x41), /* 1.8 V */ + NAND_CHIP_ID(&chip_xt26g01cwsiga, NAND_READID_ADDR, 0x0b, 0x11), }; const size_t nr_supported_nand_chips = ARRAYLEN(supported_nand_chips); -- rockbox-cvs mailing list [email protected] https://lists.haxx.se/mailman/listinfo/rockbox-cvs