stm32h7: make cache initialization function public

rockbox-gerrit-noreply--- via rockbox-cvs <[email protected]>
Newsgroups gmane.comp.systems.archos.rockbox.cvs
Message-ID <[email protected]>
commit 9471cec2ab1783722fb7e5a253d508e766ece0e5
Author: Aidan MacDonald <[email protected]>
Date:   Thu Jan 15 01:27:57 2026 +0000

    stm32h7: make cache initialization function public
    
    Change-Id: I460887977f18bfb411d33b6d4efc24ac04cb4050

diff --git a/firmware/target/arm/stm32/system-stm32h7.c b/firmware/target/arm/stm32/system-stm32h7.c
index 35c1d2e60d..410eab045a 100644
--- a/firmware/target/arm/stm32/system-stm32h7.c
+++ b/firmware/target/arm/stm32/system-stm32h7.c
@@ -52,7 +52,7 @@ static uint32_t systick_interval_in_ms = SYSTICK_INTERVAL_INITIAL;
 /* Base address of vector table */
 extern char __vectors_arm[];
 
-static void stm_enable_caches(void)
+void stm32_enable_caches(void)
 {
     __discard_idcache();
 
@@ -112,7 +112,7 @@ void system_init(void)
     reg_var(CM_SCB_VTOR) = (uint32_t)__vectors_arm;
 
     /* Enable CPU caches */
-    stm_enable_caches();
+    stm32_enable_caches();
 
     /* Initialize system clocks */
     stm_clock_init();
diff --git a/firmware/target/arm/stm32/system-target.h b/firmware/target/arm/stm32/system-target.h
index d828b40e16..20a7621add 100644
--- a/firmware/target/arm/stm32/system-target.h
+++ b/firmware/target/arm/stm32/system-target.h
@@ -25,6 +25,9 @@
 #include "cpucache-armv7m.h"
 #include <stdbool.h>
 
+/* Enable CPU caches. Must be called after a reset. */
+void stm32_enable_caches(void) INIT_ATTR;
+
 /* Enables the SysTick timer -- SysTick interrupt won't be enabled */
 void stm32_systick_enable(void);
 
-- 
rockbox-cvs mailing list
[email protected]
https://lists.haxx.se/mailman/listinfo/rockbox-cvs
lmpx.com only provides a reader for public news (NNTP) servers. It is not affiliated with the servers or forums shown here and is not responsible for the content of articles, which is written by their respective authors.