x1000: Do not use QSPI mode on the XT26G01C flash

rockbox-gerrit-noreply--- via rockbox-cvs <[email protected]>
Newsgroups gmane.comp.systems.archos.rockbox.cvs
Message-ID <[email protected]>
commit c458f4663cdc2398a2514aabde2386d0d1391e74
Author: Solomon Peachy <[email protected]>
Date:   Sun Feb 1 07:38:11 2026 -0500

    x1000:  Do not use QSPI mode on the XT26G01C flash
    
    Either QSPI is not wired up, or there is some other issue preventing
    them from working correctly.
    
    If this doesn't show any more issues then we should be able to produce a
    new set of bootloader builds enabling support for the HifiWalker H2 v2.3
    variant. We will eventually find out if other OEMs have chosen dfferent
    flash parts for their specific ErosQ/K variations.
    
    (Credit for these experiments goes to the forum users
     ZappBranigan2972 and gonzyfrigus)
    
    Change-Id: I349f4bbac509010753ac2ad24ad42a234cccdea5

diff --git a/firmware/target/mips/ingenic_x1000/nand-x1000.c b/firmware/target/mips/ingenic_x1000/nand-x1000.c
index d66ce0162e..aab7c74fe3 100644
--- a/firmware/target/mips/ingenic_x1000/nand-x1000.c
+++ b/firmware/target/mips/ingenic_x1000/nand-x1000.c
@@ -111,8 +111,8 @@ static const struct nand_chip chip_xt26g01cwsiga = {
     .cmd_page_read = NANDCMD_PAGE_READ,
     .cmd_program_execute = NANDCMD_PROGRAM_EXECUTE,
     .cmd_block_erase = NANDCMD_BLOCK_ERASE,
-    .cmd_read_cache = NANDCMD_READ_CACHE_x4,
-    .cmd_program_load = NANDCMD_PROGRAM_LOAD_x4,
+    .cmd_read_cache = NANDCMD_READ_CACHE,
+    .cmd_program_load = NANDCMD_PROGRAM_LOAD,
 };
 
 #define chip_ds35x1gaxxx chip_gd5f1gq4xexx
-- 
rockbox-cvs mailing list
[email protected]
https://lists.haxx.se/mailman/listinfo/rockbox-cvs
lmpx.com only provides a reader for public news (NNTP) servers. It is not affiliated with the servers or forums shown here and is not responsible for the content of articles, which is written by their respective authors.