Hi, I have been looking around but haven’t seen decent support for SystemVerilog anywhere. I know there is Verilog support already but it doesn’t get me very far with being able to use CEDET’s feature set. So, I’m starting to think about doing it, myself. I already have some hacked in support using a regex language definition for CTAGS but that obviously has its limitations. Before I actually start with this project, I was wondering if anyone else already was working on something to this effect, and if so, if it is already available somewhere.
Also, I was wondering if my work for adding support should exist in any particular repository or if I can do this in my own repo (probably to be published to github) and that it can be merged back to CEDET’s repo later on, when it reaches a stable point?
Sincerely,
Benjamin Richards
Sent from Surface Pro
------------------------------------------------------------------------------
Learn Graph Databases - Download FREE O'Reilly Book
"Graph Databases" is the definitive new guide to graph databases and their
applications. Written by three acclaimed leaders in the field,
this first edition is now available. Download your free book today!
http://p.sf.net/sfu/NeoTech
_______________________________________________
Cedet-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/cedet-devel
lmpx.com only provides a reader for public news (NNTP) servers. It is not
affiliated with the servers or forums shown here and is not responsible for
the content of articles, which is written by their respective authors.