[IPFIX] [Errata Verified] RFC5102 (4984)

The following errata report has been verified for RFC5102,
"Information Model for IP Flow Information Export". 

--------------------------------------
You may review the report below and at:
http://www.rfc-editor.org/errata/eid4984

--------------------------------------
Status: Verified
Type: Technical

Reported by: Paul Aitken <[email protected]>
Date Reported: 2017-03-30
Verified by: Benoit Claise (IESG)

Section: 5.2.10, appA

Original Text
-------------
Each bit represents an Information Element in the Data Record 
with the n-th bit
representing the n-th Information Element.

Corrected Text
--------------
Each bit represents an Information Element in the Data Record,
with the n-th least significant bit
representing the n-th Information Element.

Notes
-----
A misunderstand arose as to whether bits were assigned in host order or network order - so clarify that the bits are assigned from the least significant to the most significant, ie right-to-left rather than left-to-right.

Moreover, this clarification applies to IANA's IPFIX registry.

NB RFC 8038 re-uses this definition for mibIndexIndicator. Consistency between the definitions is desirable.

--------------------------------------
RFC5102 (draft-ietf-ipfix-info-15)
--------------------------------------
Title               : Information Model for IP Flow Information Export
Publication Date    : January 2008
Author(s)           : J. Quittek, S. Bryant, B. Claise, P. Aitken, J. Meyer
Category            : PROPOSED STANDARD
Source              : IP Flow Information Export
Area                : Operations and Management
Stream              : IETF
Verifying Party     : IESG

_______________________________________________
IPFIX mailing list
[email protected]
https://www.ietf.org/mailman/listinfo/ipfix