Re: Bug#834844: release-notes: document that mips* arches now require a R2 CPU
Aurelien Jarno <[email protected]>
| Newsgroups | gmane.linux.debian.ports.mips |
|---|---|
| Message-ID | <[email protected]> |
On 2016-08-25 14:42, James Cowgill wrote: > Hi, > > On 25/08/16 14:17, Ed Swierk wrote: > > This mips32r2 requirement also appears to exclude Cavium Octeon: > > > > https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/tree/arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h#n50 > > > > If that's accurate, it would be worth mentioning in the release notes as well. > > *sigh* Cavium Octeon machines do support R2 (mips32r2 is a subset of > mips64r2) but for some reason unknown to me, don't actually expose this. > I've adjusted the check to look for mips64r2 as well and attached a new > patch. Thanks for the patch, it looks fine to me. Cheers, Aurelien -- Aurelien Jarno GPG: 4096R/1DDD8C9B [email protected] http://www.aurel32.net
signature.asc
(application/pgp-signature, 819 B)
-----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAEBCgAGBQJXwIDTAAoJELqceAYd3Yyb64EP/0XzBovt1B/c+fHeRR8uYMNp g0QaymYNOtoaFztIkQ8XQmXyunNzW0AqxCVIFvlPa0jFQKJgzLN5z2BpRlwhYf6k 33XgRBuwtsAJoCdZGuMF1ojoRLcl32Dlaoxpg1Uphaw7zFL4RqzPgzUcWPutWT28 sKLRYNhETj0RVlunJ8yZcPq+rhAYf2ulWKbmpFyuD1fTEKoP8nXoO2fNAS1xWhOa aLPtJ4RYlZCxZISHLbNEMGZ/R7SOAyHrtyqsPQy3+wJDeDpXi/7/ASzo4NEoy7jv IbSyLbEsUF7+TAgZQuDvV6d3oMr3GSPtLo/vVJTb2prI5BCIC+JA73N0SJsq5sw9 IsW5PXh95kDe2mXkC7YIe+6PfbWKxqd5yqGaRWsVC1uEsUi3CLLpmTNpFMrtQsJe LfmBU+i8rB6pg+5De2nT43PF6ourwxOhL/USpdHSyjzpMGCRT9jhBwFYPVF6nEP0 Ok4R0k08YZ86BR6+tyUZAUgvPcuHDUikQPZXojqUIKajiRVTw5Wh8utb29Zy6onS Oij81ONb4egOtneGrTEWES9hFDtQ2u/YB9wY3B1HLP4vNBs2zPcPXr4m+FwsATgs q8qMbEtJPccS2eb40hc4PhereQYyfMlNSVii1Mi0nL7ANEkidpcwvCEzd7ZxcMzg HzcS/pVMmxejh3mhboDY =XN47 -----END PGP SIGNATURE-----