[PATCH v3 16/22] clk: starfive: Add StarFive JHB100 Peripheral-1 clock driver
Changhuang Liang <[email protected]>
| Newsgroups | gmane.linux.ports.riscv,gmane.linux.kernel.clk,gmane.linux.kernel,gmane.linux.drivers.devicetree,gmane.linux.network |
|---|---|
| Message-ID | <[email protected]> |
Add driver for the StarFive JHB100 Peripheral-1 clock controller. Signed-off-by: Changhuang Liang <[email protected]> --- drivers/clk/starfive/Kconfig | 11 ++ drivers/clk/starfive/Makefile | 1 + .../clk/starfive/clk-starfive-jhb100-per1.c | 149 ++++++++++++++++++ 3 files changed, 161 insertions(+) create mode 100644 drivers/clk/starfive/clk-starfive-jhb100-per1.c diff --git a/drivers/clk/starfive/Kconfig b/drivers/clk/starfive/Kconfig index 8fff853f0c44..8a427e958659 100644 --- a/drivers/clk/starfive/Kconfig +++ b/drivers/clk/starfive/Kconfig @@ -84,6 +84,17 @@ config CLK_STARFIVE_JHB100_PER0 Say yes here to support the peripheral-0 clock controller on the StarFive JHB100 SoC. +config CLK_STARFIVE_JHB100_PER1 + bool "StarFive JHB100 peripheral-1 clock support" + depends on ARCH_STARFIVE || COMPILE_TEST + select AUXILIARY_BUS + select CLK_STARFIVE_COMMON + select RESET_STARFIVE_JHB100 if RESET_CONTROLLER + default ARCH_STARFIVE + help + Say yes here to support the peripheral-1 clock controller + on the StarFive JHB100 SoC. + config CLK_STARFIVE_JHB100_SYS0 bool "StarFive JHB100 system-0 clock support" depends on ARCH_STARFIVE || COMPILE_TEST diff --git a/drivers/clk/starfive/Makefile b/drivers/clk/starfive/Makefile index 2f605d0fd6da..51511086a727 100644 --- a/drivers/clk/starfive/Makefile +++ b/drivers/clk/starfive/Makefile @@ -12,6 +12,7 @@ obj-$(CONFIG_CLK_STARFIVE_JH7110_ISP) += clk-starfive-jh7110-isp.o obj-$(CONFIG_CLK_STARFIVE_JH7110_VOUT) += clk-starfive-jh7110-vout.o obj-$(CONFIG_CLK_STARFIVE_JHB100_PER0) += clk-starfive-jhb100-per0.o +obj-$(CONFIG_CLK_STARFIVE_JHB100_PER1) += clk-starfive-jhb100-per1.o obj-$(CONFIG_CLK_STARFIVE_JHB100_SYS0) += clk-starfive-jhb100-sys0.o obj-$(CONFIG_CLK_STARFIVE_JHB100_SYS1) += clk-starfive-jhb100-sys1.o obj-$(CONFIG_CLK_STARFIVE_JHB100_SYS2) += clk-starfive-jhb100-sys2.o diff --git a/drivers/clk/starfive/clk-starfive-jhb100-per1.c b/drivers/clk/starfive/clk-starfive-jhb100-per1.c new file mode 100644 index 000000000000..656b17e538d6 --- /dev/null +++ b/drivers/clk/starfive/clk-starfive-jhb100-per1.c @@ -0,0 +1,149 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * StarFive JHB100 Peripheral-1 Clock Driver + * + * Copyright (C) 2024 StarFive Technology Co., Ltd. + * + * Author: Changhuang Liang <[email protected]> + * + */ + +#include <dt-bindings/clock/starfive,jhb100-crg.h> +#include <linux/platform_device.h> + +#include "clk-starfive-common.h" + +#define JHB100_PER1CLK_NUM_CLKS (JHB100_PER1CLK_MAIN_ICG_EN_UFS + 1) + +/* external clocks */ +#define JHB100_PER1CLK_PLL7 (JHB100_PER1CLK_NUM_CLKS + 0) +#define JHB100_PER1CLK_NCNOC_INIT (JHB100_PER1CLK_NUM_CLKS + 1) +#define JHB100_PER1CLK_CFG_800 (JHB100_PER1CLK_NUM_CLKS + 2) +#define JHB100_PER1CLK_NCNOC_TARG (JHB100_PER1CLK_NUM_CLKS + 3) +#define JHB100_PER1CLK_CFG_143 (JHB100_PER1CLK_NUM_CLKS + 4) + +static const char * const jhb100_per1_ext_clk[] = { + "pll7", + "ncnoc_init", + "cfg_800", + "ncnoc_targ", + "cfg_143", +}; + +static const struct starfive_clk_data jhb100_per1crg_clk_data[] = { + STARFIVE__DIV(JHB100_PER1CLK_100, "per1_100", 8, JHB100_PER1CLK_NCNOC_INIT), + STARFIVE__DIV(JHB100_PER1CLK_1, "per1_1", 100, JHB100_PER1CLK_100), + STARFIVE__DIV(JHB100_PER1CLK_200_DIVN0, "200_divn0", 256, + JHB100_PER1CLK_CFG_800), + STARFIVE__DIV(JHB100_PER1CLK_200_DIVN1, "200_divn1", 256, + JHB100_PER1CLK_CFG_800), + STARFIVE__DIV(JHB100_PER1CLK_200_DIVN2, "200_divn2", 256, + JHB100_PER1CLK_CFG_800), + STARFIVE__DIV(JHB100_PER1CLK_200_DIVN3, "200_divn3", 256, + JHB100_PER1CLK_CFG_800), + STARFIVE__DIV(JHB100_PER1CLK_200_CCLK_DIV, "200_cclk_div", 2046, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_SGPIO0_PCLK, "sgpio0_pclk", CLK_IGNORE_UNUSED, + JHB100_PER1CLK_100), + STARFIVE_GATE(JHB100_PER1CLK_SGPIO0_DCLK, "sgpio0_dclk", CLK_IGNORE_UNUSED, + JHB100_PER1CLK_100), + STARFIVE_GATE(JHB100_PER1CLK_SGPIO1_PCLK, "sgpio1_pclk", CLK_IGNORE_UNUSED, + JHB100_PER1CLK_100), + STARFIVE_GATE(JHB100_PER1CLK_SGPIO1_DCLK, "sgpio1_dclk", CLK_IGNORE_UNUSED, + JHB100_PER1CLK_100), + STARFIVE_GATE(JHB100_PER1CLK_EMMC0_BCLK, "emmc0_bclk", CLK_IGNORE_UNUSED, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_EMMC0_CCLK, "emmc0_cclk", 0, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_DMAC1_1CH_CORE, "dmac1_1ch_core", 0, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_DMAC1_1CH_ACLK, "dmac1_1ch_aclk", 0, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_DMAC2_1CH_CORE, "dmac2_1ch_core", 0, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_DMAC2_1CH_ACLK, "dmac2_1ch_aclk", 0, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_DMAC3_1CH_CORE, "dmac3_1ch_core", 0, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_DMAC3_1CH_ACLK, "dmac3_1ch_aclk", 0, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_DMAC0_2CH_CORE, "dmac0_2ch_core", 0, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_DMAC0_2CH_ACLK, "dmac0_2ch_aclk", 0, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE__DIV(JHB100_PER1CLK_UFS_REF, "ufs_ref", 75, + JHB100_PER1CLK_PLL7), + STARFIVE__DIV(JHB100_PER1CLK_UFS_300, "ufs_300", 2, + JHB100_PER1CLK_NCNOC_INIT), + STARFIVE__DIV(JHB100_PER1CLK_UFS_150, "ufs_150", 12, + JHB100_PER1CLK_NCNOC_INIT), + STARFIVE__DIV(JHB100_PER1CLK_UFS_400, "ufs_400", 2, + JHB100_PER1CLK_CFG_800), + STARFIVE__DIV(JHB100_PER1CLK_UFS_75, "ufs_75", 2, + JHB100_PER1CLK_UFS_150), + STARFIVE__DIV(JHB100_PER1CLK_UFS_37_5, "ufs_37_5", 2, + JHB100_PER1CLK_UFS_75), + STARFIVE__DIV(JHB100_PER1CLK_UFS_7_5, "ufs_7_5", 10, + JHB100_PER1CLK_UFS_75), + STARFIVE__DIV(JHB100_PER1CLK_UFS_1_875, "ufs_1_875", 4, + JHB100_PER1CLK_UFS_7_5), + STARFIVE__DIV(JHB100_PER1CLK_UFS_7_143, "ufs_7_143", 20, + JHB100_PER1CLK_CFG_143), + STARFIVE__DIV(JHB100_PER1CLK_UFS_3_5715, "ufs_3_5715", 2, + JHB100_PER1CLK_UFS_7_143), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_SFC0, "main_icg_en_sfc0", CLK_IS_CRITICAL, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_SFC1, "main_icg_en_sfc1", CLK_IS_CRITICAL, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_SFC2, "main_icg_en_sfc2", CLK_IS_CRITICAL, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_SPI0, "main_icg_en_spi0", 0, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_EMMC0, "main_icg_en_emmc0", 0, + JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_SGPIO0, "main_icg_en_sgpio0", 0, + JHB100_PER1CLK_100), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_SGPIO1, "main_icg_en_sgpio1", 0, + JHB100_PER1CLK_100), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_SENSORS_PERIPH1, "main_icg_en_sensors_periph1", 0, + JHB100_PER1CLK_100), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_DMAC_SFC0, "main_icg_en_dmac_sfc0", + CLK_IS_CRITICAL, JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_DMAC_SFC1, "main_icg_en_dmac_sfc1", + CLK_IS_CRITICAL, JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_DMAC_SFC2, "main_icg_en_dmac_sfc2", + CLK_IS_CRITICAL, JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_DMAC_SPI0, "main_icg_en_dmac_spi0", + CLK_IS_CRITICAL, JHB100_PER1CLK_NCNOC_TARG), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_RAS, "main_icg_en_ras", 0, + JHB100_PER1CLK_100), + STARFIVE_GATE(JHB100_PER1CLK_MAIN_ICG_EN_UFS, "main_icg_en_ufs", 0, + JHB100_PER1CLK_100), +}; + +static const struct starfive_crg_domain_info jhb100_per1crg_info = { + .clk_data = jhb100_per1crg_clk_data, + .num_clk = ARRAY_SIZE(jhb100_per1crg_clk_data), + .ext_clk = jhb100_per1_ext_clk, + .num_ext_clk = ARRAY_SIZE(jhb100_per1_ext_clk), + .rst_name = "jhb100-r-per1", + .power_domain = false, +}; + +static const struct of_device_id jhb100_per1crg_match[] = { + { + .compatible = "starfive,jhb100-per1crg", + .data = &jhb100_per1crg_info, + }, + { /* sentinel */ } +}; + +static struct platform_driver jhb100_per1crg_driver = { + .probe = starfive_crg_probe, + .driver = { + .name = "clk-starfive-jhb100-per1", + .of_match_table = jhb100_per1crg_match, + .suppress_bind_attrs = true, + }, +}; +builtin_platform_driver(jhb100_per1crg_driver); -- 2.25.1