Re: copy-matrix broken in cvs?

Clear enough.
I am changing 'configure' to avoid assuming sse works.
There should have been a warning during the execution of configure,
but nobody pays attention to these...
- L.



On Thursday 11 August 2005 02:06 pm, you wrote:
> On Thu, 11 Aug 2005, Leon Bottou wrote:
> 
> > On Thursday 11 August 2005 01:50 pm, you wrote:
> >> I played with the compiler options:
> >> When I take out the '-msse' switch, the problem below does not occur.
> >
> >> juenglin@tamino$ gcc --version
> >> gcc (GCC) 3.2.3 20030502 (Red Hat Linux 3.2.3-42)
> >
> > Haha. I am testing with gcc-3.3.5.
> > $ gcc --version
> > gcc (GCC) 3.3.5 (Debian 1:3.3.5-8ubuntu2)
> >
> > But I am afraid that we might have to
> > test the gcc versions in the configure script.
> >
> > Or maybe this is a real sse problem.
> > Are you using a Pentium II or an early version
> > of Athlon that does not support SSE?
> 
> bingo:
> 
> juenglin@tamino$ cat /proc/cpuinfo
> processor       : 0
> vendor_id       : AuthenticAMD
> cpu family      : 6
> model           : 4
> model name      : AMD Athlon(tm) processor
> stepping        : 2
> cpu MHz         : 999.556
> cache size      : 256 KB
> fdiv_bug        : no
> hlt_bug         : no
> f00f_bug        : no
> coma_bug        : no
> fpu             : yes
> fpu_exception   : yes
> cpuid level     : 1
> wp              : yes
> flags           : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca 
> cmov pat pse36 mmx fxsr syscall mmxext 3dnowext 3dnow
> bogomips        : 1992.29
> 
> 
> >
> > Try
> > $ cat /proc/cpuinfo
> >
> > If yes you could compile with
> > $ configure --with-cpu=athlon ....
> >
> > Maybe I should make this --with-cpu= option mandatory...
> >
> >
> >
> > - L.
> >
> >
> >
> 


-------------------------------------------------------
SF.Net email is Sponsored by the Better Software Conference & EXPO
September 19-22, 2005 * San Francisco, CA * Development Lifecycle Practices
Agile & Plan-Driven Development * Managing Projects & Teams * Testing & QA
Security * Process Improvement & Measurement * http://www.sqe.com/bsce5sf