PR/60619 CVS commit: src/usr.sbin/cpuctl/arch

"Andrius Varanavicius" <[email protected]>
Newsgroups gmane.os.netbsd.bugs
Message-ID <[email protected]>
The following reply was made to PR port-amd64/60619; it has been noted by GNATS.

From: "Andrius Varanavicius" <[email protected]>
To: [email protected]
Cc: 
Subject: PR/60619 CVS commit: src/usr.sbin/cpuctl/arch
Date: Tue, 25 Aug 2026 22:14:26 +0000

 Module Name:	src
 Committed By:	andvar
 Date:		Tue Aug 25 22:14:26 UTC 2026
 
 Modified Files:
 	src/usr.sbin/cpuctl/arch: i386.c
 
 Log Message:
 cpuctl(8): decode L2 cache associativity for VIA CPUs using the AMD cache lookup
 table for the 0x80000006 CPUID function associativity value.
 
 Use `cpuid leaf 4' to get cache parameters for Zhaoxin and late VIA CPU models.
 
 Mirrors the changes from identcpu.c rev. 1.142.
 
 Additionally, use via_cpu_probe() and via_cpu_cacheinfo() for CPUVENDOR_IDT
 family > 6 CPUs to identify Zhaoxin CPUs and their features.
 Also, print feature 5-7 bits for CPUVENDOR_IDT, which appear to be compatible
 with Intel.
 
 Use vendorname = "Zhaoxin" for family 7 models.
 
 Tested on various 32-bit and 64-bit VIA and Zhaoxin CPUs
 (Samuel 2 / Nehemiah, Esther (32-bit), multiple Nano models, and KX-U6580/7000).
 
 PR kern/60619
 
 pullups needed to netbsd-11 and netbsd-10.
 
 
 To generate a diff of this commit:
 cvs rdiff -u -r1.148 -r1.149 src/usr.sbin/cpuctl/arch/i386.c
 
 Please note that diffs are not public domain; they are subject to the
 copyright notices on the relevant files.
lmpx.com only provides a reader for public news (NNTP) servers. It is not affiliated with the servers or forums shown here and is not responsible for the content of articles, which is written by their respective authors.