How does bsd deal with architectures that have cache aliasing?

Hello,

If someone wouldn't mind pointing at the relevant pieces of the
kernel that deals with cache aliasing for hardware that has
this "feature" I would appreciate it.  I just wanted to get
the gist of how the BSD kernel deals with this issue.

Thanks,

-John Newlin