arch/riscv/boot/dts/canaan/canaan_kd233.dtb: cpu@0 (canaan,k210): 'riscv,pmwid' is a required property

kernel test robot <[email protected]>
Newsgroups dev.linux.lists.oe-kbuild
Message-ID <[email protected]>
:::::: 
:::::: Manual check reason: "dtcheck: binding changes may go via different trees"
:::::: 

BCC: [email protected]
CC: [email protected]
TO: "Yu-Chien Peter Lin" <[email protected]>
CC: 0day robot <[email protected]>

tree:   https://github.com/intel-lab-lkp/linux/commits/Yu-Chien-Peter-Lin/dt-bindings-riscv-Add-Worlds-ISA-extensions/20260805-015739
head:   a0c5e83d4a216594e2e735a98d4d8ff1f043927f
commit: f0c7d98818d394056ca70e8101ea6301cdd02930 dt-bindings: riscv: Add Worlds per-hart properties
date:   16 hours ago
:::::: branch date: 16 hours ago
:::::: commit date: 16 hours ago
config: riscv-randconfig-2051-20260805 (https://download.01.org/0day-ci/archive/20260805/[email protected]/config)
compiler: riscv64-linux-gcc (GCC) 9.5.0
dtschema: 2026.7.dev1+g2203c1720
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20260805/[email protected]/reproduce)

If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <[email protected]>
| Closes: https://lore.kernel.org/r/[email protected]/

dtcheck warnings: (new ones prefixed by >>)
>> arch/riscv/boot/dts/canaan/canaan_kd233.dtb: cpu@0 (canaan,k210): 'riscv,pmwid' is a required property
   	from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml
   arch/riscv/boot/dts/canaan/canaan_kd233.dtb: cpu@1 (canaan,k210): 'riscv,pmwid' is a required property
   	from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml
--
>> arch/riscv/boot/dts/canaan/k210_generic.dtb: cpu@0 (canaan,k210): 'riscv,pmwid' is a required property
   	from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml
   arch/riscv/boot/dts/canaan/k210_generic.dtb: cpu@1 (canaan,k210): 'riscv,pmwid' is a required property
   	from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml
--
>> arch/riscv/boot/dts/canaan/sipeed_maix_bit.dtb: cpu@0 (canaan,k210): 'riscv,pmwid' is a required property
   	from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml
   arch/riscv/boot/dts/canaan/sipeed_maix_bit.dtb: cpu@1 (canaan,k210): 'riscv,pmwid' is a required property
   	from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml
--
>> arch/riscv/boot/dts/canaan/sipeed_maix_dock.dtb: cpu@0 (canaan,k210): 'riscv,pmwid' is a required property
   	from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml
   arch/riscv/boot/dts/canaan/sipeed_maix_dock.dtb: cpu@1 (canaan,k210): 'riscv,pmwid' is a required property
   	from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml
--
>> arch/riscv/boot/dts/canaan/sipeed_maix_go.dtb: cpu@0 (canaan,k210): 'riscv,pmwid' is a required property
   	from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml
   arch/riscv/boot/dts/canaan/sipeed_maix_go.dtb: cpu@1 (canaan,k210): 'riscv,pmwid' is a required property
   	from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml
--
>> arch/riscv/boot/dts/canaan/sipeed_maixduino.dtb: cpu@0 (canaan,k210): 'riscv,pmwid' is a required property
   	from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml
   arch/riscv/boot/dts/canaan/sipeed_maixduino.dtb: cpu@1 (canaan,k210): 'riscv,pmwid' is a required property
   	from schema $id: http://devicetree.org/schemas/riscv/cpus.yaml

--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
lmpx.com only provides a reader for public news (NNTP) servers. It is not affiliated with the servers or forums shown here and is not responsible for the content of articles, which is written by their respective authors.