Re: [OPAE] OPAE afu build

--===============7376641858470837055==
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable

Hi Kazutomo,

I know that exactly since we=E2=80=99ve met the same problem before.
The error is hidden by Quartus. If you open the project with Quartus and ru=
n synthesis inside it, you will find several warnings about the lack of lic=
enses inside the log.
The problem is the blue bitstream uses some strange IPs such as the network=
ing ones. And you need them to complete the compilation.

-Jiacheng

> On Jul 3, 2018, at 11:00 AM, Kazutomo Yoshii <kazutomo(a)mcs.anl.gov> wro=
te:
> =

> Hi Jiacheng,
> =

> Thank you for the info,
> =

> Yes, I use BBS 640 (skxp_mcp_640_gbs_dev_pkg_ww38.tar.gz). Quartus  is  V=
ersion 17.0.0 Build 290 04/26/2017 SJ Pro Edition
> =

> It does not look like we have those Quartus licenses while we have
> ip_base, quartus_pro, quartus_partial_reconfig, sw_pe, etc.
> =

> =

> The build script (run.sh) failed at quartus_cpf with an error msg
> =

>    Error (213009): File name "skx_pr_afu.persona1.pmsf" does not exist or=
 can't be read
> =

> According to my build log, all previous stages (synthesize, fit, assemble=
r, etc) have completed without error....  I couldn't find license related e=
rrors.
> =

> - kaz
> =

>> On 06/29/2018 11:25 PM, Jiacheng Ma wrote:
>> Kazutomo,
>> =

>> Yes, it=E2=80=99s about Quartus license. You may need the following lice=
nses to build the bitstream:
>> =

>> Altera    Unknown (6AF7 00FB)
>> Altera    Low Latency 10Gbps Ethernet MAC (6AF7 0119)
>> Altera    Low Latency 100Gbps Ethernet MAC and PHY (6AF7 011A)
>> Altera    Low Latency 40Gbps Ethernet MAC and PHY (6AF7 011B)
>> Altera    Signal Tap (6AF7 BCE1)
>> Altera    Signal Tap (6AF7 BCEC)
>> =

>> Besides, if you are using SR630, you need Quartus 16.0.2.222 + patch 2.0=
6, else if you are using SR640, you need Quartus 17.0.
>> It seems that patch 2.06 is not available on the internet. You may need =
to contact Intel to get one.
>> =

>> -Jiacheng
>> =

>>> On Jun 30, 2018, at 12:17 PM, Kazutomo Yoshii <kazutomo(a)mcs.anl.gov> =
wrote:
>>> =

>>> Jiacheng,
>>> =

>>> Thank you for your quick response,
>>> =

>>> Did you mean extra Quartus licenses?
>>> =

>>> =

>>> BTW, I used Quartus 17.0.0.290 pro. Other Quartus versions simply failed
>>> to build (looks like there are some modules depend on this version).
>>> =

>>> - kaz
>>> =

>>>> On 06/29/2018 11:10 PM, Jiacheng Ma (=E9=A9=AC=E5=98=89=E8=AF=9A) wrot=
e:
>>>> Hi,
>>>> =

>>>> We=E2=80=99ve met this before.
>>>> It seems like that you need some extra licenses.
>>>> =

>>>> -Jiacheng
>>>> =

>>>>> On Jun 30, 2018, at 12:08 PM, Kazutomo Yoshii <kazutomo(a)mcs.anl.gov=
> wrote:
>>>>> =

>>>>> Hi,
>>>>> =

>>>>> This is a question about Skylake MCP.
>>>>> =

>>>>> I'm trying to build 01_hello_world in intel-fpga-bbb (git 7fc7d3d4).
>>>>> =

>>>>> First of all, I created ${OPAE_PLATFORM_ROOT}/{bin,hw} using
>>>>> platform-ifc-mgr-compat/SR-6.4.0/install.sh after I extracted
>>>>> skxp_mcp_640_gbs_dev_pkg_ww38.tar.gz into BBS_6.4.0.  There was no
>>>>> instruction but I guessed this by reading the install.sh script.
>>>>> =

>>>>> Following README.md in 01_hello_world
>>>>> $ afu_synth_setup --source hw/rtl/sources.txt build_synth
>>>>> $ cd build_synthq
>>>>> $ ${OPAE_PLATFORM_ROOT}/bin/run.sh
>>>>> =

>>>>> Unfortunately, run.sh failed to generate GBS with the following error=
s:
>>>>> =

>>>>>  ls: cannot access skx_pr_afu.sof: No such file or directory
>>>>>  Error (213009): File name "skx_pr_afu.persona1.pmsf" does not exist =
or
>>>>> can't be read
>>>>> =

>>>>> fpga_top.sof and fpga_top.persona1.pmsf were generated (see below). I=
'm
>>>>> wondering whether I can just replace skx_pr_afu with fpga_top.
>>>>> =

>>>>> $ ls build/output_files/
>>>>> fpga_top.persona1.pmsf  skx_pr_afu.asm.rpt
>>>>> skx_pr_afu.fit.plan.rpt   skx_pr_afu.fit.summary
>>>>> skx_pr_afu.sta.rpt        timing_report
>>>>> fpga_top.sof            skx_pr_afu.fit.finalize.rpt
>>>>> skx_pr_afu.fit.route.rpt  skx_pr_afu.flow.rpt     skx_pr_afu.sta.summ=
ary
>>>>> fpga_top.static.msf     skx_pr_afu.fit.place.rpt
>>>>> skx_pr_afu.fit.rpt        skx_pr_afu.pin          skx_pr_afu_synth.sy=
n.rpt
>>>>> =

>>>>> =

>>>>> BTW, can I use OPAE 1.0 for Skylake MCP?  or should I use OPAE 0.12,
>>>>> which is included in the beta release in intel.com/sdp
>>>>> =

>>>>> Is skxp_mcp_640_gbs_dev_pkg_ww38.tar.gz the latest package?
>>>>> =

>>>>> Here is the FME version.
>>>>> =

>>>>> $ fpgainfo fme |grep "Bitstream Id"
>>>>> Bitstream Id           : 0x6400002fc614bb9
>>>>> Bitstream Id           : 0x6400002fc614bb9
>>>>> =

>>>>> - kaz
>>>>> =

>>>>> _______________________________________________
>>>>> OPAE mailing list
>>>>> OPAE(a)lists.01.org
>>>>> https://lists.01.org/mailman/listinfo/opae
>>> =

>=20

--===============7376641858470837055==--