Re: [cip-dev] [PATCH 6.12.y-cip v2 00/10] Add pin configuration and GPIO IRQ support to Renesas RZ/T2H SoC
Pavel Machek <[email protected]> Tue, 7 Jul 2026 22:17:13 +0200
| Newsgroups | org.cip-project.lists.cip-dev |
|---|---|
| Message-ID | <[email protected]> |
Hi! > > This patch series aims to backport pin configuration and GPIO IRQ support to > > Renesas RZ/T2H and RZ/N2H SoCs. Enabling of GPIO IRQ support to > > SoC/board DTS/I will be done as a follow-up series along with xSPI support. > > > > All the patches have been cherry-picked from upstream kernel 7.2-rc1. > > Patches apply on top v6.12.94-cip26 (commit-id e00178e6fe853). > > I reviewed this series, looks good to me. > I apply this, thanks. I had some minor comments here, but those should be fixed in mainline, first, so they should not block the merge. This looks okay to me. Reviewed-by: Pavel Machek <[email protected]> Best regards, Pavel
signature.asc
(application/pgp-signature, 195 B)
-----BEGIN PGP SIGNATURE----- iF0EABECAB0WIQRPfPO7r0eAhk010v0w5/Bqldv68gUCak1eyQAKCRAw5/Bqldv6 8uO3AKCyK4aj7862YwA59pBLC7D1iTF4HgCgpfzVmWWNnbTjRqu66pYKCHvpl+Q= =C6dL -----END PGP SIGNATURE-----