Re: [PATCH 00/41] DC Patches July 31, 2026
Timur Kristóf <[email protected]> Tue, 04 Aug 2026 23:15:36 +0200
| Newsgroups | org.freedesktop.lists.amd-gfx |
|---|---|
| Message-ID | <[email protected]> |
On Tuesday, August 4, 2026 3:24:14 PM Central European Summer Time Wheeler, Daniel wrote: > Public > > Hi all, > > This week this patchset was tested on 4 systems, two dGPU and two APU based, > and tested across multiple display and connection types. Hi Daniel, Is there any way the community could contribute to help prevent regressions? I respect that AMD wants to minimize time and resources spent on development for legacy GPUs, that is understandable and reasonable. However, could we please find a way to try to minimize regressions? For example, at the very least, would it be feasible to make sure that all supported GPUs can boot to a functional graphical desktop without crashing or showing a black screen? Current amd-staging-drm-next is broken on all Vega and older GPUs since the 20th July DC patch series. Basically the display driver just crashes on boot. I already sent fixes for two regressions, and we're still looking for one more. Thanks & best regards, Timur > > APU > * Single Display eDP -> 1080p 60hz, 1920x1200 165hz, 3840x2400 60hz > * Single Display DP (SST DSC) -> 4k144hz, 4k240hz > * Multi display -> eDP + DP/HDMI/USB-C -> 1080p 60hz eDP + 4k 144hz, > 4k 240hz (Includes USB-C to DP/HDMI adapters) * Thunderbolt -> LG Ultrafine > 5k > * MST DSC -> Cable Matters 101075 (DP to 3x DP) with 3x 4k60hz > displays, HP Hook G2 with 2x 4k60hz displays * USB 4 -> HP Hook G4, Lenovo > Thunderbolt Dock, both with 2x 4k60hz DP and 1x 4k60hz HDMI displays * SST > PCON -> Club3D CAC-1085 + 1x 4k 144hz, FRL3, at a max resolution supported > by the dongle of 4k 120hz YUV420 12bpc. * MST PCON -> 1x 4k 144hz, FRL3, at > a max resolution supported by the adapter of 4k 120hz RGB 8bpc. > > DGPU > * Single Display DP (SST DSC) -> 4k144hz, 4k240hz > * Multiple Display DP -> 4k240hz + 4k144hz > * MST (Startech MST14DP123DP [DP to 3x DP] and 2x 4k 60hz displays) > * MST DSC (with Cable Matters 101075 [DP to 3x DP] with 3x 4k60hz > displays) > > The testing is a mix of automated and manual tests. Manual testing includes > (but is not limited to) * Changing display configurations and settings > * Video/Audio playback > * Benchmark testing > * Suspend/Resume testing > * Feature testing (Freesync, HDCP, etc.) > > Automated testing includes (but is not limited to) > * Script testing (scripts to automate some of the manual checks) > * IGT testing > > The testing is mainly tested on the following displays, but occasionally > there are tests with other displays * Samsung G8 Neo 4k240hz > * Samsung QN55QN95B 4k 120hz > * Acer XV322QKKV 4k144hz > * HP U27 4k Wireless 4k60hz > * LG 27UD58B 4k60hz > * LG 32UN650WA 4k60hz > * LG Ultrafine 5k 5k60hz > * AU Optronics B140HAN01.1 1080p 60hz eDP > * AU Optronics B160UAN01.J 1920x1200 165hz eDP > * Samsung ATNA60YV02-0 3840x2400 60Hz OLED eDP > > > The patchset consists of the amd-staging-drm-next branch (Head commit - > 76e667ef60446d435b869360961888cca1500cb6 -> drm/amd/display: use proper > context for logging) with new patches added on top of it. > > Tested on Ubuntu 26.04.1, on Gnome Wayland. > > Tested-by: Dan Wheeler <[email protected]> > > Thank you, > > Dan Wheeler > Sr. Technologist | AMD > SW Display > ---------------------------------------------------------------------------- > -------------------------------------- 1 Commerce Valley Dr E, Thornhill, ON > L3T 7X6 > amd.com > > > -----Original Message----- > From: [email protected] <[email protected]> > Sent: Friday, July 31, 2026 5:12 PM > To: [email protected] > Cc: Wentland, Harry <[email protected]>; Li, Sun peng (Leo) > <[email protected]>; Pillai, Aurabindo <[email protected]>; Li, > Roman <[email protected]>; Lin, Wayne <[email protected]>; Chung, ChiaHsuan > (Tom) <[email protected]>; Zuo, Jerry <[email protected]>; Wheeler, > Daniel <[email protected]>; Wu, Ray <[email protected]>; LIPSKI, IVAN > <[email protected]>; Hung, Alex <[email protected]>; Lin, Ping Lei > <[email protected]>; Chen, Chen-Yu <[email protected]>; Li, Roman > <[email protected]> Subject: [PATCH 00/41] DC Patches July 31, 2026 > > From: Roman Li <[email protected]> > > This DC patchset brings improvements in multiple areas. In summary, we > highlight: - Add KUnit tests for crtc functions > - Enable DCN6 > - Fix ABM, CRC engine, MCM, writeback issues > - Refactor stream validation. > > Cc: Dan Wheeler <[email protected]> > > Alex Hung (2): > drm/amd/display: Fix wb_info leak and NULL deref in writeback > drm/amd/display: Fix more KUnit connector use-after-free bugs > > Alvin Lee (1): > drm/amd/display: Update BW bounding box unconditionally for DCN6 > > Aurabindo Pillai (5): > drm/amd: Add DCN6 register headers > drm/amd/display: Add new sources for DCN6 > drm/amd/display: Enable DCN6 init > drm/amd/display: Dependent changes for DCN6 > drm/amd/display: Enable DCN6 sources compilation > > Bhawanpreet Lakha (12): > drm/amd/display: Add KUnit tests for more crtc functions > drm/amd/display: Add vblank handling tests for crtc > drm/amd/display: Add idle worker tests for crtc > drm/amd/display: Add active plane count tests for crtc > drm/amd/display: Add KUnit test for crtc vblank event completion > drm/amd/display: Add KUnit tests for crtc set_vupdate_irq > drm/amd/display: Add KUnit tests for crtc set_static_screen_optimze > drm/amd/display: Add KUnit tests for crtc set_vblank > drm/amd/display: Cover crtc set_vblank workqueue branch > drm/amd/display: Cover crtc vblank IPS self-refresh restore > drm/amd/display: Cover crtc vblank restore replay-supported path > drm/amd/display: Cover crtc destroy_state stream release > > Charlene Liu (1): > drm/amd/display: Ensure dtbclk is enabled > > Fangzhi Zuo (1): > drm/amd/display: Gate HDMI FRL status polling on active FRL link rate > > Harry VanZyllDeJong (1): > drm/amd/display: Update VRR info packet to support 12-bit refresh > rates > > Harry Wentland (2): > drm/amd/display: Resize MST HDCP per-connector arrays to 32 > drm/amd/display: Bounds-check connector->index in dm_dp_mst_get_modes > > Iswara Nagulendran (1): > drm/amd/display: Fix ABM over VABC > > Ivan Lipski (3): > drm/amd/display: Refactor stream validation > drm/amd/display: Unify force_yuv debugfs into force_yuv_pixel_format > drm/amd/display: Align connector KUnit tests with stream validation > refactor > > Karthi Kandasamy (1): > drm/amd/display: Fix seamless mode switch not triggering for HDR to > SDR transition > > Matthew Stewart (1): > drm/amd/display: Add missing DCN42B register defines > > Rafal Ostrowski (1): > drm/amd/display: Migrate color manager HW and fix MCM blend LUT issues > > Relja Vojvodic (2): > drm/amd/display: switch max FFE level cap based on FRL link rate > drm/amd/display: Add FFE level defaults > > Roman Li (1): > drm/amd/display: Remove duplicate in tests/Makefile > > Sung-huai Wang (1): > drm/amd/display: Increase fclk change latency on dcn351 > > Taimur Hassan (2): > drm/amd/display: Add missing DMUB CACP and PR definitions > drm/amd/display: Promote DC to 3.2.392 > > Wayne Lin (3): > drm/amd/display: Add missing OTG_CRC1_SELECT mask for DCN3.2 > drm/amd/display: Fix CRC engine 1 enable/disable on DCN3.1.2+ > drm/amd/display: Configure all CRC engines in pipe CRC source path > > drivers/gpu/drm/amd/amdgpu/amdgpu_discovery.c | 1 + > .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 31 +- > .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h | 2 - > .../amd/display/amdgpu_dm/amdgpu_dm_audio.h | 2 +- > .../display/amdgpu_dm/amdgpu_dm_connector.c | 289 +- > .../display/amdgpu_dm/amdgpu_dm_connector.h | 8 +- > .../drm/amd/display/amdgpu_dm/amdgpu_dm_crc.c | 13 +- > .../amd/display/amdgpu_dm/amdgpu_dm_crtc.c | 25 +- > .../amd/display/amdgpu_dm/amdgpu_dm_crtc.h | 9 + > .../amd/display/amdgpu_dm/amdgpu_dm_debugfs.c | 57 +- > .../amd/display/amdgpu_dm/amdgpu_dm_dmub.c | 10 + > .../amd/display/amdgpu_dm/amdgpu_dm_dmub.h | 1 + > .../amd/display/amdgpu_dm/amdgpu_dm_hdcp.c | 10 +- > .../amd/display/amdgpu_dm/amdgpu_dm_hdcp.h | 10 +- > .../amd/display/amdgpu_dm/amdgpu_dm_helpers.c | 6 + > .../display/amdgpu_dm/amdgpu_dm_mst_types.c | 3 +- > .../amd/display/amdgpu_dm/amdgpu_dm_plane.c | 9 +- > .../drm/amd/display/amdgpu_dm/tests/Makefile | 1 - > .../tests/amdgpu_dm_connector_test.c | 163 +- > .../amdgpu_dm/tests/amdgpu_dm_crtc_test.c | 1436 + > .../amdgpu_dm/tests/amdgpu_dm_kunit_helpers.c | 29 + > .../tests/amdgpu_dm_kunit_test_helpers.h | 3 + > .../display/dc/bios/command_table_helper2.c | 1 + > .../gpu/drm/amd/display/dc/clk_mgr/Makefile | 9 + > .../gpu/drm/amd/display/dc/clk_mgr/clk_mgr.c | 15 + > .../display/dc/clk_mgr/dcn42/dcn42_clk_mgr.c | 28 +- > .../display/dc/clk_mgr/dcn42/dcn42_clk_mgr.h | 1 + > .../drm/amd/display/dc/clk_mgr/dcn60/dalsmc.h | 389 + > .../display/dc/clk_mgr/dcn60/dcn60_clk_mgr.c | 1673 + > .../display/dc/clk_mgr/dcn60/dcn60_clk_mgr.h | 150 + > .../dc/clk_mgr/dcn60/dcn60_clk_mgr_smu_msg.c | 369 + > .../dc/clk_mgr/dcn60/dcn60_clk_mgr_smu_msg.h | 35 + > drivers/gpu/drm/amd/display/dc/core/dc.c | 76 +- > .../drm/amd/display/dc/core/dc_hw_sequencer.c | 428 + > .../gpu/drm/amd/display/dc/core/dc_resource.c | 47 + > .../gpu/drm/amd/display/dc/core/dc_state.c | 12 + > .../gpu/drm/amd/display/dc/core/dc_stream.c | 27 +- > drivers/gpu/drm/amd/display/dc/dc.h | 41 +- > drivers/gpu/drm/amd/display/dc/dc_dmub_srv.c | 44 + > drivers/gpu/drm/amd/display/dc/dc_dmub_srv.h | 23 + > drivers/gpu/drm/amd/display/dc/dc_helper.c | 2 + > drivers/gpu/drm/amd/display/dc/dc_hw_types.h | 53 +- > .../gpu/drm/amd/display/dc/dc_spl_translate.c | 32 +- > .../gpu/drm/amd/display/dc/dc_state_priv.h | 1 + > drivers/gpu/drm/amd/display/dc/dc_stream.h | 5 + > drivers/gpu/drm/amd/display/dc/dc_types.h | 13 +- > drivers/gpu/drm/amd/display/dc/dccg/Makefile | 8 + > .../amd/display/dc/dccg/dcn20/dcn20_dccg.h | 10 + > .../amd/display/dc/dccg/dcn60/dcn60_dccg.c | 187 + > .../amd/display/dc/dccg/dcn60/dcn60_dccg.h | 182 + > .../drm/amd/display/dc/dce/dce_clock_source.c | 28 + > .../drm/amd/display/dc/dce/dce_clock_source.h | 9 + > drivers/gpu/drm/amd/display/dc/dio/Makefile | 8 + > .../display/dc/dio/dcn10/dcn10_link_encoder.h | 16 + > .../dc/dio/dcn401/dcn401_dio_link_encoder.c | 15 + > .../dc/dio/dcn401/dcn401_dio_link_encoder.h | 10 + > .../dc/dio/dcn60/dcn60_dio_link_encoder.c | 373 + > .../dc/dio/dcn60/dcn60_dio_link_encoder.h | 43 + > .../dc/dio/dcn60/dcn60_dio_stream_encoder.c | 538 + > .../dc/dio/dcn60/dcn60_dio_stream_encoder.h | 181 + > drivers/gpu/drm/amd/display/dc/dm_helpers.h | 8 + > .../amd/display/dc/dml/dcn351/dcn351_fpu.c | 4 +- > .../gpu/drm/amd/display/dc/dml2_0/Makefile | 25 + > .../dml2_0/dml21/dml21_translation_helper.c | 57 +- > .../amd/display/dc/dml2_0/dml21/dml21_utils.c | 129 +- > .../dml21/inc/bounding_boxes/dcn5_soc_bb.h | 36 + > .../dml21/inc/bounding_boxes/dcn6_soc_bb.h | 229 + > .../bounding_boxes/utm_qos_model_dchub_v1.h | 109 + > .../bounding_boxes/utm_qos_model_dchub_v2.h | 122 + > .../bounding_boxes/utm_qos_model_dchub_v3.h | 53 + > .../inc/bounding_boxes/utm_qos_model_types.h | 51 + > .../dc/dml2_0/dml21/inc/dml_dmub_cmd.h | 502 + > .../dml21/inc/dml_top_display_cfg_types.h | 10 + > .../dml21/inc/dml_top_soc_parameter_types.h | 2 + > .../dc/dml2_0/dml21/inc/dml_top_types.h | 45 + > .../dml2_0/dml21/src/dml2_cga/dml2_cga_dcn6.c | 152 + > .../dml2_0/dml21/src/dml2_cga/dml2_cga_dcn6.h | 9 + > .../dml21/src/dml2_cga/dml2_cga_factory.c | 38 + > .../dml21/src/dml2_cga/dml2_cga_factory.h | 9 + > .../dml2_core_calcs_dsc_shared_types.h | 32 + > .../src/dml2_core/dml2_core_dcn4_calcs.c | 1 + > .../dml2_core/dml2_core_dcn5_calcs_dchub.c | 5893 ++ > .../dml2_core/dml2_core_dcn5_calcs_dchub.h | 426 + > .../dml2_core_dcn5_calcs_display_pipe.c | 1029 + > .../dml2_core_dcn5_calcs_display_pipe.h | 151 + > .../dml2_core_dcn5_calcs_dsc_latency.c | 501 + > .../dml2_core_dcn5_calcs_dsc_latency.h | 23 + > .../dml2_core_dcn5_funcs_initialize.c | 78 + > .../dml2_core_dcn5_funcs_initialize.h | 12 + > .../dml2_core_dcn5_funcs_mode_programming.c | 1791 + > .../dml2_core_dcn5_funcs_mode_programming.h | 11 + > .../dml2_core_dcn5_funcs_mode_support.c | 2957 + > .../dml2_core_dcn5_funcs_mode_support.h | 11 + > .../src/dml2_core/dml2_core_dcn6_calcs.c | 11 + > .../src/dml2_core/dml2_core_dcn6_calcs.h | 8 + > .../dml2_core/dml2_core_dcn6_calcs_dchub.c | 1951 + > .../dml2_core/dml2_core_dcn6_calcs_dchub.h | 101 + > .../dml2_core_dcn6_funcs_initialize.c | 165 + > .../dml2_core_dcn6_funcs_initialize.h | 12 + > .../dml2_core_dcn6_funcs_mode_programming.c | 1389 + > .../dml2_core_dcn6_funcs_mode_programming.h | 11 + > .../dml2_core_dcn6_funcs_mode_support.c | 4277 ++ > .../dml2_core_dcn6_funcs_mode_support.h | 11 + > .../dml21/src/dml2_core/dml2_core_factory.c | 25 + > .../src/dml2_core/dml2_core_shared_types.h | 160 + > .../dml21/src/dml2_dpmm/dml2_dpmm_dcn4.c | 1 - > .../dml21/src/dml2_dpmm/dml2_dpmm_dcn5.c | 449 + > .../dml21/src/dml2_dpmm/dml2_dpmm_dcn5.h | 19 + > .../dml21/src/dml2_dpmm/dml2_dpmm_factory.c | 12 + > .../dml21/src/dml2_mcg/dml2_mcg_factory.c | 5 + > .../dml21/src/dml2_pmo/dml2_pmo_dcn4_fams2.c | 57 + > .../dml2_0/dml21/src/dml2_pmo/dml2_pmo_dcn5.c | 522 + > .../dml2_0/dml21/src/dml2_pmo/dml2_pmo_dcn5.h | 21 + > .../dml2_pmo/dml2_pmo_dcn5_stage_optimizers.c | 2228 + > .../dml2_pmo/dml2_pmo_dcn5_stage_optimizers.h | 97 + > .../dml2_0/dml21/src/dml2_pmo/dml2_pmo_dcn6.c | 506 + > .../dml2_0/dml21/src/dml2_pmo/dml2_pmo_dcn6.h | 22 + > .../dml2_pmo/dml2_pmo_dcn6_stage_optimizers.c | 1789 + > .../dml2_pmo/dml2_pmo_dcn6_stage_optimizers.h | 17 + > .../dml21/src/dml2_pmo/dml2_pmo_factory.c | 34 + > .../alternate_pstate_shared_lib.c | 1078 + > .../alternate_pstate_shared_lib.h | 109 + > .../dml21/src/dml2_top/dml2_top_interfaces.c | 7 + > .../dml2_0/dml21/src/dml2_top/dml2_top_utm.c | 394 + > .../dml2_0/dml21/src/dml2_top/dml2_top_utm.h | 9 + > .../dml2_utm_soc_bb/dml2_utm_soc_bb_dcn5.c | 144 + > .../dml2_utm_soc_bb/dml2_utm_soc_bb_dcn5.h | 11 + > .../dml2_utm_soc_bb/dml2_utm_soc_bb_dcn6.c | 405 + > .../dml2_utm_soc_bb/dml2_utm_soc_bb_dcn6.h | 12 + > .../dml2_utm_soc_bb/dml2_utm_soc_bb_factory.c | 29 + > .../dml2_utm_soc_bb/dml2_utm_soc_bb_factory.h | 11 + > .../src/inc/dml2_internal_shared_types.h | 485 + > .../drm/amd/display/dc/dml2_0/dml2_wrapper.h | 8 + > drivers/gpu/drm/amd/display/dc/dpp/Makefile | 17 + > .../amd/display/dc/dpp/dcn401/dcn401_dpp.h | 41 + > .../display/dc/dpp/dcn401/dcn401_dpp_dscl.c | 26 +- > .../drm/amd/display/dc/dpp/dcn42/dcn42_dpp.c | 7 +- > .../drm/amd/display/dc/dpp/dcn42/dcn42_dpp.h | 6 + > .../drm/amd/display/dc/dpp/dcn50/dcn50_dpp.c | 391 + > .../drm/amd/display/dc/dpp/dcn50/dcn50_dpp.h | 86 + > .../drm/amd/display/dc/dpp/dcn60/dcn60_dpp.c | 346 + > .../drm/amd/display/dc/dpp/dcn60/dcn60_dpp.h | 525 + > .../amd/display/dc/dpp/dcn60/dcn60_dpp_dscl.c | 315 + > drivers/gpu/drm/amd/display/dc/dsc/Makefile | 7 + > .../drm/amd/display/dc/dsc/dcn60/dcn60_dsc.c | 447 + > .../drm/amd/display/dc/dsc/dcn60/dcn60_dsc.h | 248 + > drivers/gpu/drm/amd/display/dc/gpio/Makefile | 10 + > .../display/dc/gpio/dcn60/hw_factory_dcn60.c | 228 + > .../display/dc/gpio/dcn60/hw_factory_dcn60.h | 11 + > .../dc/gpio/dcn60/hw_translate_dcn60.c | 168 + > .../dc/gpio/dcn60/hw_translate_dcn60.h | 13 + > .../gpu/drm/amd/display/dc/gpio/ddc_regs.h | 15 + > drivers/gpu/drm/amd/display/dc/gpio/hw_ddc.c | 302 + > drivers/gpu/drm/amd/display/dc/gpio/hw_ddc.h | 28 + > .../gpu/drm/amd/display/dc/gpio/hw_factory.c | 4 + > .../drm/amd/display/dc/gpio/hw_translate.c | 4 + > .../gpu/drm/amd/display/dc/hdcp/hdcp_msg.c | 9 + > drivers/gpu/drm/amd/display/dc/hpo/Makefile | 8 + > .../hpo/dcn31/dcn31_hpo_dp_stream_encoder.h | 47 - > .../dc/hpo/dcn60/dcn60_hpo_frl_link_encoder.c | 114 + > .../dc/hpo/dcn60/dcn60_hpo_frl_link_encoder.h | 18 + > .../hpo/dcn60/dcn60_hpo_frl_stream_encoder.c | 358 + > .../hpo/dcn60/dcn60_hpo_frl_stream_encoder.h | 32 + > .../gpu/drm/amd/display/dc/hubbub/Makefile | 8 + > .../display/dc/hubbub/dcn10/dcn10_hubbub.h | 108 + > .../display/dc/hubbub/dcn60/dcn60_hubbub.c | 1816 + > .../display/dc/hubbub/dcn60/dcn60_hubbub.h | 207 + > drivers/gpu/drm/amd/display/dc/hubp/Makefile | 16 + > .../amd/display/dc/hubp/dcn20/dcn20_hubp.h | 29 + > .../amd/display/dc/hubp/dcn401/dcn401_hubp.c | 201 +- > .../amd/display/dc/hubp/dcn401/dcn401_hubp.h | 23 +- > .../amd/display/dc/hubp/dcn42/dcn42_hubp.c | 78 +- > .../amd/display/dc/hubp/dcn42/dcn42_hubp.h | 10 +- > .../amd/display/dc/hubp/dcn50/dcn50_hubp.c | 532 + > .../amd/display/dc/hubp/dcn50/dcn50_hubp.h | 48 + > .../amd/display/dc/hubp/dcn60/dcn60_hubp.c | 472 + > .../amd/display/dc/hubp/dcn60/dcn60_hubp.h | 272 + > drivers/gpu/drm/amd/display/dc/hwss/Makefile | 16 + > .../drm/amd/display/dc/hwss/dce/dce_hwseq.h | 9 + > .../amd/display/dc/hwss/dce110/dce110_hwseq.c | 21 +- > .../amd/display/dc/hwss/dcn10/dcn10_hwseq.c | 3 +- > .../amd/display/dc/hwss/dcn20/dcn20_hwseq.c | 3 +- > .../amd/display/dc/hwss/dcn30/dcn30_hwseq.c | 3 +- > .../amd/display/dc/hwss/dcn31/dcn31_hwseq.c | 21 +- > .../amd/display/dc/hwss/dcn32/dcn32_hwseq.c | 5 +- > .../amd/display/dc/hwss/dcn35/dcn35_hwseq.c | 8 +- > .../amd/display/dc/hwss/dcn401/dcn401_hwseq.c | 483 +- > .../amd/display/dc/hwss/dcn401/dcn401_hwseq.h | 7 +- > .../amd/display/dc/hwss/dcn401/dcn401_init.c | 1 - > .../amd/display/dc/hwss/dcn42/dcn42_hwseq.c | 488 +- > .../amd/display/dc/hwss/dcn42/dcn42_hwseq.h | 6 - > .../amd/display/dc/hwss/dcn42/dcn42_init.c | 2 - > .../amd/display/dc/hwss/dcn50/dcn50_hwseq.c | 759 + > .../amd/display/dc/hwss/dcn50/dcn50_hwseq.h | 32 + > .../amd/display/dc/hwss/dcn60/dcn60_hwseq.c | 1164 + > .../amd/display/dc/hwss/dcn60/dcn60_hwseq.h | 32 + > .../amd/display/dc/hwss/dcn60/dcn60_init.c | 181 + > .../amd/display/dc/hwss/dcn60/dcn60_init.h | 12 + > .../drm/amd/display/dc/hwss/hw_sequencer.h | 19 +- > .../display/dc/hwss/hw_sequencer_private.h | 5 - > .../gpu/drm/amd/display/dc/inc/core_types.h | 1 + > .../gpu/drm/amd/display/dc/inc/hw/clk_mgr.h | 1 + > .../amd/display/dc/inc/hw/clk_mgr_internal.h | 22 + > .../amd/display/dc/inc/hw/cursor_reg_cache.h | 3 +- > drivers/gpu/drm/amd/display/dc/inc/hw/dpp.h | 7 + > drivers/gpu/drm/amd/display/dc/inc/hw/hubp.h | 35 +- > .../drm/amd/display/dc/inc/hw/link_encoder.h | 6 + > drivers/gpu/drm/amd/display/dc/inc/hw/mpc.h | 81 +- > .../gpu/drm/amd/display/dc/inc/hw/transform.h | 1 + > drivers/gpu/drm/amd/display/dc/inc/resource.h | 2 + > drivers/gpu/drm/amd/display/dc/irq/Makefile | 9 + > .../display/dc/irq/dcn60/irq_service_dcn60.c | 417 + > .../display/dc/irq/dcn60/irq_service_dcn60.h | 12 + > .../drm/amd/display/dc/link/link_detection.c | 29 + > .../drm/amd/display/dc/link/link_factory.c | 5 + > .../amd/display/dc/link/protocols/link_ddc.c | 8 + > .../display/dc/link/protocols/link_hdmi_frl.c | 23 +- > drivers/gpu/drm/amd/display/dc/mpc/Makefile | 8 + > .../amd/display/dc/mpc/dcn401/dcn401_mpc.c | 177 +- > .../amd/display/dc/mpc/dcn401/dcn401_mpc.h | 25 +- > .../drm/amd/display/dc/mpc/dcn42/dcn42_mpc.c | 405 +- > .../drm/amd/display/dc/mpc/dcn42/dcn42_mpc.h | 55 +- > .../drm/amd/display/dc/mpc/dcn60/dcn60_mpc.c | 330 + > .../drm/amd/display/dc/mpc/dcn60/dcn60_mpc.h | 472 + > drivers/gpu/drm/amd/display/dc/opp/Makefile | 8 + > .../drm/amd/display/dc/opp/dcn60/dcn60_opp.c | 25 + > .../drm/amd/display/dc/opp/dcn60/dcn60_opp.h | 64 + > drivers/gpu/drm/amd/display/dc/optc/Makefile | 9 + > .../amd/display/dc/optc/dcn10/dcn10_optc.c | 36 +- > .../amd/display/dc/optc/dcn10/dcn10_optc.h | 3 +- > .../amd/display/dc/optc/dcn31/dcn31_optc.h | 4 + > .../amd/display/dc/optc/dcn314/dcn314_optc.h | 1 + > .../amd/display/dc/optc/dcn32/dcn32_optc.h | 2 + > .../amd/display/dc/optc/dcn35/dcn35_optc.c | 26 +- > .../amd/display/dc/optc/dcn401/dcn401_optc.h | 1 + > .../amd/display/dc/optc/dcn42/dcn42_optc.c | 9 +- > .../amd/display/dc/optc/dcn42/dcn42_optc.h | 4 + > .../amd/display/dc/optc/dcn60/dcn60_optc.c | 107 + > .../amd/display/dc/optc/dcn60/dcn60_optc.h | 178 + > .../gpu/drm/amd/display/dc/resource/Makefile | 10 + > .../dc/resource/dcn10/dcn10_resource.c | 1 + > .../dc/resource/dcn20/dcn20_resource.c | 1 + > .../dc/resource/dcn201/dcn201_resource.c | 1 + > .../dc/resource/dcn21/dcn21_resource.c | 1 + > .../dc/resource/dcn30/dcn30_resource.c | 2 + > .../dc/resource/dcn301/dcn301_resource.c | 1 + > .../dc/resource/dcn302/dcn302_resource.c | 2 + > .../dc/resource/dcn303/dcn303_resource.c | 2 + > .../dc/resource/dcn31/dcn31_resource.c | 1 + > .../dc/resource/dcn314/dcn314_resource.c | 2 + > .../dc/resource/dcn315/dcn315_resource.c | 6 +- > .../dc/resource/dcn316/dcn316_resource.c | 5 +- > .../dc/resource/dcn32/dcn32_resource.c | 2 + > .../dc/resource/dcn321/dcn321_resource.c | 2 + > .../dc/resource/dcn35/dcn35_resource.c | 2 + > .../dc/resource/dcn351/dcn351_resource.c | 2 + > .../dc/resource/dcn36/dcn36_resource.c | 2 + > .../dc/resource/dcn401/dcn401_resource.c | 34 +- > .../dc/resource/dcn401/dcn401_resource.h | 4 + > .../dc/resource/dcn42/dcn42_resource.c | 3 + > .../dc/resource/dcn42b/dcn42b_resource.c | 20 +- > .../dc/resource/dcn60/dcn60_resource.c | 2377 + > .../dc/resource/dcn60/dcn60_resource.h | 676 + > .../display/dc/soc_and_ip_translator/Makefile | 3 + > .../dcn60/dcn60_soc_and_ip_translator.c | 117 + > .../dcn60/dcn60_soc_and_ip_translator.h | 16 + > .../soc_and_ip_translator.c | 4 + > drivers/gpu/drm/amd/display/dmub/dmub_srv.h | 5 + > .../gpu/drm/amd/display/dmub/inc/dmub_cmd.h | 229 +- > drivers/gpu/drm/amd/display/dmub/src/Makefile | 1 + > .../gpu/drm/amd/display/dmub/src/dmub_dcn60.c | 732 + > .../gpu/drm/amd/display/dmub/src/dmub_dcn60.h | 303 + > .../gpu/drm/amd/display/dmub/src/dmub_srv.c | 52 + > .../gpu/drm/amd/display/include/dal_asic_id.h | 18 + > .../gpu/drm/amd/display/include/dal_types.h | 1 + > .../amd/display/modules/freesync/freesync.c | 8 +- > .../drm/amd/display/modules/power/power_abm.c | 215 +- > .../amd/display/modules/power/power_helpers.h | 9 + > .../drm/amd/display/modules/power/power_psr.c | 7 + > .../amd/display/modules/power/power_replay.c | 7 + > .../include/asic_reg/dcn/dcn_6_0_0_offset.h | 15799 +++++ > .../include/asic_reg/dcn/dcn_6_0_0_sh_mask.h | 58556 ++++++++++++++++ > .../include/asic_reg/dpcs/dpcs_6_0_0_offset.h | 47 + > .../asic_reg/dpcs/dpcs_6_0_0_sh_mask.h | 55 + > .../asic_reg/mmhub/mmhub_5_0_1_offset.h | 17 + > .../asic_reg/mmhub/mmhub_5_0_1_sh_mask.h | 17 + > 286 files changed, 129427 insertions(+), 1800 deletions(-) create mode > 100644 drivers/gpu/drm/amd/display/dc/clk_mgr/dcn60/dalsmc.h create mode > 100644 drivers/gpu/drm/amd/display/dc/clk_mgr/dcn60/dcn60_clk_mgr.c create > mode 100644 drivers/gpu/drm/amd/display/dc/clk_mgr/dcn60/dcn60_clk_mgr.h > create mode 100644 > drivers/gpu/drm/amd/display/dc/clk_mgr/dcn60/dcn60_clk_mgr_smu_msg.c create > mode 100644 > drivers/gpu/drm/amd/display/dc/clk_mgr/dcn60/dcn60_clk_mgr_smu_msg.h create > mode 100644 drivers/gpu/drm/amd/display/dc/dccg/dcn60/dcn60_dccg.c create > mode 100644 drivers/gpu/drm/amd/display/dc/dccg/dcn60/dcn60_dccg.h create > mode 100644 > drivers/gpu/drm/amd/display/dc/dio/dcn60/dcn60_dio_link_encoder.c create > mode 100644 > drivers/gpu/drm/amd/display/dc/dio/dcn60/dcn60_dio_link_encoder.h create > mode 100644 > drivers/gpu/drm/amd/display/dc/dio/dcn60/dcn60_dio_stream_encoder.c create > mode 100644 > drivers/gpu/drm/amd/display/dc/dio/dcn60/dcn60_dio_stream_encoder.h create > mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/inc/bounding_boxes/dcn5_soc_bb. > h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/inc/bounding_boxes/dcn6_soc_bb. > h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/inc/bounding_boxes/utm_qos_mode > l_dchub_v1.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/inc/bounding_boxes/utm_qos_mode > l_dchub_v2.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/inc/bounding_boxes/utm_qos_mode > l_dchub_v3.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/inc/bounding_boxes/utm_qos_mode > l_types.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/inc/dml_dmub_cmd.h create mode > 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_cga/dml2_cga_dcn6.c > create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_cga/dml2_cga_dcn6.h > create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_cga/dml2_cga_factory.c > create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_cga/dml2_cga_factory.h > create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_calcs_d > sc_shared_types.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn5_ca > lcs_dchub.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn5_ca > lcs_dchub.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn5_ca > lcs_display_pipe.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn5_ca > lcs_display_pipe.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn5_ca > lcs_dsc_latency.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn5_ca > lcs_dsc_latency.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn5_fu > ncs_initialize.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn5_fu > ncs_initialize.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn5_fu > ncs_mode_programming.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn5_fu > ncs_mode_programming.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn5_fu > ncs_mode_support.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn5_fu > ncs_mode_support.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn6_ca > lcs.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn6_ca > lcs.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn6_ca > lcs_dchub.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn6_ca > lcs_dchub.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn6_fu > ncs_initialize.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn6_fu > ncs_initialize.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn6_fu > ncs_mode_programming.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn6_fu > ncs_mode_programming.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn6_fu > ncs_mode_support.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core_dcn6_fu > ncs_mode_support.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_dpmm/dml2_dpmm_dcn5.c > create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_dpmm/dml2_dpmm_dcn5.h > create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_pmo/dml2_pmo_dcn5.c > create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_pmo/dml2_pmo_dcn5.h > create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_pmo/dml2_pmo_dcn5_stag > e_optimizers.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_pmo/dml2_pmo_dcn5_stag > e_optimizers.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_pmo/dml2_pmo_dcn6.c > create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_pmo/dml2_pmo_dcn6.h > create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_pmo/dml2_pmo_dcn6_stag > e_optimizers.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_pmo/dml2_pmo_dcn6_stag > e_optimizers.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_standalone_libraries/a > lternate_pstate_shared_lib.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_standalone_libraries/a > lternate_pstate_shared_lib.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_top/dml2_top_utm.c > create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_top/dml2_top_utm.h > create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_utm_soc_bb/dml2_utm_so > c_bb_dcn5.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_utm_soc_bb/dml2_utm_so > c_bb_dcn5.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_utm_soc_bb/dml2_utm_so > c_bb_dcn6.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_utm_soc_bb/dml2_utm_so > c_bb_dcn6.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_utm_soc_bb/dml2_utm_so > c_bb_factory.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_utm_soc_bb/dml2_utm_so > c_bb_factory.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dpp/dcn50/dcn50_dpp.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dpp/dcn50/dcn50_dpp.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dpp/dcn60/dcn60_dpp.c create mode 100644 > drivers/gpu/drm/amd/display/dc/dpp/dcn60/dcn60_dpp.h create mode 100644 > drivers/gpu/drm/amd/display/dc/dpp/dcn60/dcn60_dpp_dscl.c create mode > 100644 drivers/gpu/drm/amd/display/dc/dsc/dcn60/dcn60_dsc.c create mode > 100644 drivers/gpu/drm/amd/display/dc/dsc/dcn60/dcn60_dsc.h create mode > 100644 drivers/gpu/drm/amd/display/dc/gpio/dcn60/hw_factory_dcn60.c create > mode 100644 drivers/gpu/drm/amd/display/dc/gpio/dcn60/hw_factory_dcn60.h > create mode 100644 > drivers/gpu/drm/amd/display/dc/gpio/dcn60/hw_translate_dcn60.c create mode > 100644 drivers/gpu/drm/amd/display/dc/gpio/dcn60/hw_translate_dcn60.h > create mode 100644 > drivers/gpu/drm/amd/display/dc/hpo/dcn60/dcn60_hpo_frl_link_encoder.c > create mode 100644 > drivers/gpu/drm/amd/display/dc/hpo/dcn60/dcn60_hpo_frl_link_encoder.h > create mode 100644 > drivers/gpu/drm/amd/display/dc/hpo/dcn60/dcn60_hpo_frl_stream_encoder.c > create mode 100644 > drivers/gpu/drm/amd/display/dc/hpo/dcn60/dcn60_hpo_frl_stream_encoder.h > create mode 100644 > drivers/gpu/drm/amd/display/dc/hubbub/dcn60/dcn60_hubbub.c create mode > 100644 drivers/gpu/drm/amd/display/dc/hubbub/dcn60/dcn60_hubbub.h create > mode 100644 drivers/gpu/drm/amd/display/dc/hubp/dcn50/dcn50_hubp.c create > mode 100644 drivers/gpu/drm/amd/display/dc/hubp/dcn50/dcn50_hubp.h create > mode 100644 drivers/gpu/drm/amd/display/dc/hubp/dcn60/dcn60_hubp.c create > mode 100644 drivers/gpu/drm/amd/display/dc/hubp/dcn60/dcn60_hubp.h create > mode 100644 drivers/gpu/drm/amd/display/dc/hwss/dcn50/dcn50_hwseq.c create > mode 100644 drivers/gpu/drm/amd/display/dc/hwss/dcn50/dcn50_hwseq.h create > mode 100644 drivers/gpu/drm/amd/display/dc/hwss/dcn60/dcn60_hwseq.c create > mode 100644 drivers/gpu/drm/amd/display/dc/hwss/dcn60/dcn60_hwseq.h create > mode 100644 drivers/gpu/drm/amd/display/dc/hwss/dcn60/dcn60_init.c create > mode 100644 drivers/gpu/drm/amd/display/dc/hwss/dcn60/dcn60_init.h create > mode 100644 drivers/gpu/drm/amd/display/dc/irq/dcn60/irq_service_dcn60.c > create mode 100644 > drivers/gpu/drm/amd/display/dc/irq/dcn60/irq_service_dcn60.h create mode > 100644 drivers/gpu/drm/amd/display/dc/mpc/dcn60/dcn60_mpc.c create mode > 100644 drivers/gpu/drm/amd/display/dc/mpc/dcn60/dcn60_mpc.h create mode > 100644 drivers/gpu/drm/amd/display/dc/opp/dcn60/dcn60_opp.c create mode > 100644 drivers/gpu/drm/amd/display/dc/opp/dcn60/dcn60_opp.h create mode > 100644 drivers/gpu/drm/amd/display/dc/optc/dcn60/dcn60_optc.c create mode > 100644 drivers/gpu/drm/amd/display/dc/optc/dcn60/dcn60_optc.h create mode > 100644 drivers/gpu/drm/amd/display/dc/resource/dcn60/dcn60_resource.c > create mode 100644 > drivers/gpu/drm/amd/display/dc/resource/dcn60/dcn60_resource.h create mode > 100644 > drivers/gpu/drm/amd/display/dc/soc_and_ip_translator/dcn60/dcn60_soc_and_ip > _translator.c create mode 100644 > drivers/gpu/drm/amd/display/dc/soc_and_ip_translator/dcn60/dcn60_soc_and_ip > _translator.h create mode 100644 > drivers/gpu/drm/amd/display/dmub/src/dmub_dcn60.c create mode 100644 > drivers/gpu/drm/amd/display/dmub/src/dmub_dcn60.h create mode 100644 > drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_6_0_0_offset.h create mode > 100644 drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_6_0_0_sh_mask.h create > mode 100644 drivers/gpu/drm/amd/include/asic_reg/dpcs/dpcs_6_0_0_offset.h > create mode 100644 > drivers/gpu/drm/amd/include/asic_reg/dpcs/dpcs_6_0_0_sh_mask.h create mode > 100644 drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_5_0_1_offset.h > create mode 100644 > drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_5_0_1_sh_mask.h > > -- > 2.34.1