Re: [PATCH v2 6/7] arm64: dts: qcom: sm8350: modernize PCIe entries
Manivannan Sadhasivam <[email protected]> Thu, 11 Jun 2026 08:13:42 +0200
| Newsgroups | org.infradead.lists.ath11k,org.kernel.vger.linux-arm-msm,org.kernel.vger.linux-bluetooth,org.kernel.vger.linux-devicetree,org.kernel.vger.linux-kernel,org.kernel.vger.linux-pci,org.kernel.vger.linux-wireless |
|---|---|
| Message-ID | <3qq4afo425imn25yb74ag62vpd5lhil4ctjbmknd3yrsvq3tw6@3hq23lknpm23> |
On Mon, Jun 08, 2026 at 09:59:24AM +0300, Dmitry Baryshkov wrote: > The recent suggestion is to have PERST# / WAKE pins and PHYs in the PCIe > port rather than RC device. The kernel recently started warning about > the older style of DT. Modernize DT for SM8350 platform by moving the > entries under the root port device node. > > Reviewed-by: Bartosz Golaszewski <[email protected]> > Signed-off-by: Dmitry Baryshkov <[email protected]> Reviewed-by: Manivannan Sadhasivam <[email protected]> - Mani > --- > arch/arm64/boot/dts/qcom/sm8350-hdk.dts | 18 +++++++++++------- > arch/arm64/boot/dts/qcom/sm8350.dtsi | 12 ++++-------- > 2 files changed, 15 insertions(+), 15 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sm8350-hdk.dts b/arch/arm64/boot/dts/qcom/sm8350-hdk.dts > index 5f975d009465..4973a3eb11b5 100644 > --- a/arch/arm64/boot/dts/qcom/sm8350-hdk.dts > +++ b/arch/arm64/boot/dts/qcom/sm8350-hdk.dts > @@ -493,12 +493,14 @@ &pcie0 { > pinctrl-names = "default"; > pinctrl-0 = <&pcie0_default_state>; > > - perst-gpios = <&tlmm 94 GPIO_ACTIVE_LOW>; > - wake-gpios = <&tlmm 96 GPIO_ACTIVE_HIGH>; > - > status = "okay"; > }; > > +&pcie0_port0 { > + reset-gpios = <&tlmm 94 GPIO_ACTIVE_LOW>; > + wake-gpios = <&tlmm 96 GPIO_ACTIVE_HIGH>; > +}; > + > &pcie0_phy { > vdda-phy-supply = <&vreg_l5b_0p88>; > vdda-pll-supply = <&vreg_l6b_1p2>; > @@ -507,15 +509,17 @@ &pcie0_phy { > }; > > &pcie1 { > - perst-gpios = <&tlmm 97 GPIO_ACTIVE_LOW>; > - wake-gpios = <&tlmm 99 GPIO_ACTIVE_HIGH>; > - > - pinctrl-names = "default"; > pinctrl-0 = <&pcie1_default_state>; > + pinctrl-names = "default"; > > status = "okay"; > }; > > +&pcie1_port0 { > + reset-gpios = <&tlmm 97 GPIO_ACTIVE_LOW>; > + wake-gpios = <&tlmm 99 GPIO_ACTIVE_HIGH>; > +}; > + > &pcie1_phy { > status = "okay"; > vdda-phy-supply = <&vreg_l5b_0p88>; > diff --git a/arch/arm64/boot/dts/qcom/sm8350.dtsi b/arch/arm64/boot/dts/qcom/sm8350.dtsi > index eb2a795d8edb..136daa444865 100644 > --- a/arch/arm64/boot/dts/qcom/sm8350.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm8350.dtsi > @@ -1583,12 +1583,9 @@ pcie0: pcie@1c00000 { > > power-domains = <&gcc PCIE_0_GDSC>; > > - phys = <&pcie0_phy>; > - phy-names = "pciephy"; > - > status = "disabled"; > > - pcie@0 { > + pcie0_port0: pcie@0 { > device_type = "pci"; > reg = <0x0 0x0 0x0 0x0 0x0>; > bus-range = <0x01 0xff>; > @@ -1596,6 +1593,7 @@ pcie@0 { > #address-cells = <3>; > #size-cells = <2>; > ranges; > + phys = <&pcie0_phy>; > }; > }; > > @@ -1692,12 +1690,9 @@ pcie1: pcie@1c08000 { > > power-domains = <&gcc PCIE_1_GDSC>; > > - phys = <&pcie1_phy>; > - phy-names = "pciephy"; > - > status = "disabled"; > > - pcie@0 { > + pcie1_port0: pcie@0 { > device_type = "pci"; > reg = <0x0 0x0 0x0 0x0 0x0>; > bus-range = <0x01 0xff>; > @@ -1705,6 +1700,7 @@ pcie@0 { > #address-cells = <3>; > #size-cells = <2>; > ranges; > + phys = <&pcie1_phy>; > }; > }; > > > -- > 2.47.3 > -- மணிவண்ணன் சதாசிவம்