Re: [PATCH v3 5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT
Changhuang Liang <[email protected]>
| Newsgroups | org.infradead.lists.linux-riscv,org.kernel.vger.linux-devicetree,org.kernel.vger.linux-kernel |
|---|---|
| Message-ID | <ZQ4PR01MB120236B6E1D64A057616E09BF2D12@ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn> |
Hi, Conor
Thanks for the review.
> On Thu, Aug 06, 2026 at 05:25:53AM -0700, Changhuang Liang wrote:
> > +
> > + clk_uart: clock-uart {
> > + compatible = "fixed-clock"; /* Initial clock handler for UART */
> > + #clock-cells = <0>;
> > + clock-frequency = <25000000>;
> > + };
>
> I can pick this series up on a provisional basis for you to work on top of, but I
> won't be sending a PR for anything that contains temporary fixed clocks.
That's great.
Once my other two series are also ready:
Add basic clocks and resets for JHB100 SoC
Add StarFive JHB100 syscon modules
I can squash these three device tree into a single patch and send it out, so there won't be
any temporarily used clk_uart and PLL nodes.
Best Regards,
Changhuang
_______________________________________________
linux-riscv mailing list
[email protected]
http://lists.infradead.org/mailman/listinfo/linux-riscv