Re: [PATCH v8 08/22] RISC-V: Add Sscfg extension CSR definition

Paul Walmsley <[email protected]>
Newsgroups org.kernel.vger.linux-devicetree,org.infradead.lists.linux-arm-kernel,org.infradead.lists.linux-riscv,org.kernel.vger.linux-kernel,org.kernel.vger.linux-perf-users
Message-ID <[email protected]> 
On Wed, 1 Jul 2026, Atish Patra wrote:

> From: Kaiwen Xue <[email protected]>
> 
> This adds the scountinhibit CSR definition and S-mode accessible hpmevent
> bits defined by smcdeleg/ssccfg. scountinhibit allows S-mode to start/stop
> counters directly from S-mode without invoking SBI calls to M-mode. It is
> also used to figure out the counters delegated to S-mode by the M-mode as
> well.
> 
> Signed-off-by: Kaiwen Xue <[email protected]>
> Reviewed-by: Clément Léger <[email protected]>

Thanks, queued for v7.3 with the typo fixed in the subject line.


- Paul
lmpx.com only provides a reader for public news (NNTP) servers. It is not affiliated with the servers or forums shown here and is not responsible for the content of articles, which is written by their respective authors.