Re: [PATCH v4 3/4] ARM: dts: r9a06g032: Add support for timers
Wolfram Sang <[email protected]>
| Newsgroups | org.kernel.vger.linux-kernel,org.kernel.vger.linux-devicetree,org.kernel.vger.linux-renesas-soc |
|---|---|
| Message-ID | <anJMAwn-ke2CnUx8@ninjato> |
On Tue, Jul 21, 2026 at 10:29:49AM +0200, Herve Codina (Schneider Electric) wrote: > In the Renesas RZ/N1 SoCs family, two timers block are available. > > Each block contains 8 timers composed of 6 16-bits timers and 2 32-bits > timers. > > Each timer has its own interrupt line. > > Describe those timers blocks. > Nits: Maybe delete the empty lines and write all this in one paragraph? > Signed-off-by: Herve Codina (Schneider Electric) <[email protected]> > Reviewed-by: Geert Uytterhoeven <[email protected]> Reviewed-by: Wolfram Sang <[email protected]> Tested-by: Wolfram Sang <[email protected]> Same testing as in patch 2, same comment about 0x400 reg-size as in patch 1.
signature.asc
(application/pgp-signature, 833 B)
-----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEOZGx6rniZ1Gk92RdFA3kzBSgKbYFAmpyTAMACgkQFA3kzBSg KbaSUBAAoCiV7bvLt69Riujk0VxlkiX/AXRHP0Mog7A18gBhB+qoUgcZFE5spHln 05Xh9POGu6HS0vsY+8GlBkg+68J30753gmJ/I4zWA3KBrtHZ6Fz50SUsX8ZWJzfH 0sOAStzCn+PsRJjJ5BwAL/SIq6hPpc3CZEKzaduzwZQ3VSFuxAjO2W5GH6I9+5qN iNgfF0kCUEhd5mfatzaYvimVLGdgrW4fTrCw6zRmpU8edCas/61Hdzw4oDLjEc2q nKGfuw1qo5VzW2F/gYo5ZeJQ5YYKx5P6P60U56LSmimgQcpAQqpwUFqectpf2ZwW 14sdEblb3hWTtSMThPqDfJBKNCDNPWO/TVGCrf4iqUeNC8ZKFP3BfuLZryM1Ln3C HDU3NrXzUIJtjxJSA0DPZonywCVJHKEEzFPjGJvtA7h8+NJJnwZSDFaM35nF9NJw vA/S3Cat6rmDZidW+p7rcGOJJM0uO2iOjHx7RHvI4QXsS7++zUekSUKUY9oSeqvk Ykr2DA5/lEhZpO3i3h2jAwRX25F1IckOY3yEsiaCEeUISVeXzjDAB+vLOEeKHrYV JptdI9Ppnhy4kuJMTSSJoYI5lkYf0/vtQDWU2Si96uRFNckNOQHrubovL/hmCphO 4uWwvVROYwPOZr+GAANdUALR1tK5uP+0MgFm5h+QpB5Q+a/KlaI= =+F3g -----END PGP SIGNATURE-----