RE: [PATCH v2 1/2] dt-bindings: pci: Add CPM6 support to AMD MDB PCIe binding

"Musham, Sai Krishna" <[email protected]>
Newsgroups org.kernel.vger.linux-pci,org.kernel.vger.linux-devicetree,org.kernel.vger.linux-kernel
Message-ID <IA4PR12MB98102A98BA9EE27E96D65397CDCA2@IA4PR12MB9810.namprd12.prod.outlook.com>
AMD General

Hi Bjorn,

> -----Original Message-----
> From: Bjorn Helgaas <[email protected]>
> Sent: Wednesday, July 29, 2026 4:00 AM
> To: Musham, Sai Krishna <[email protected]>
> Cc: [email protected]; [email protected]; [email protected];
> [email protected]; [email protected]; [email protected];
> [email protected]; [email protected]; [email protected];
> [email protected]; [email protected]; Simek, Michal
> <[email protected]>; Gogada, Bharat Kumar
> <[email protected]>; Havalige, Thippeswamy
> <[email protected]>; Sanwal, Pranav
> <[email protected]>
> Subject: Re: [PATCH v2 1/2] dt-bindings: pci: Add CPM6 support to AMD MDB
> PCIe binding
>
> Replace subject:
>
>   dt-bindings: PCI: amd-mdb: Add CPM6 support
>
> to match history.  The prefix already tells us the "AMD MDB" part and
> the "binding" part, so no need to repeat them.
>

Thanks for the review, sure I will update this in the next patch.

> On Wed, Jul 29, 2026 at 01:50:43AM +0530, Sai Krishna Musham wrote:
> > The AMD CPM6 PCIe controller is based on the Synopsys DesignWare PCIe
> IP.
> > Add "intr" to snps,dw-pcie.yaml vendor-specific reg-names for the
> > per-controller interrupt register region used by CPM6.
lmpx.com only provides a reader for public news (NNTP) servers. It is not affiliated with the servers or forums shown here and is not responsible for the content of articles, which is written by their respective authors.