Re: [PATCH v8 08/22] RISC-V: Add Sscfg extension CSR definition

  This message is in MIME format.  The first part should be readable text,
  while the remaining parts are likely unreadable without MIME-aware tools.

--8323329-941318970-1785890601=:1383527
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: 8BIT

On Wed, 1 Jul 2026, Atish Patra wrote:

> From: Kaiwen Xue <[email protected]>
> 
> This adds the scountinhibit CSR definition and S-mode accessible hpmevent
> bits defined by smcdeleg/ssccfg. scountinhibit allows S-mode to start/stop
> counters directly from S-mode without invoking SBI calls to M-mode. It is
> also used to figure out the counters delegated to S-mode by the M-mode as
> well.
> 
> Signed-off-by: Kaiwen Xue <[email protected]>
> Reviewed-by: Clément Léger <[email protected]>

Thanks, queued for v7.3 with the typo fixed in the subject line.


- Paul
--8323329-941318970-1785890601=:1383527--