Re: [PATCH v2 0/7] Host1x/VIC support on Tegra264
Thierry Reding <[email protected]>
| Newsgroups | org.kernel.vger.linux-tegra,org.freedesktop.lists.dri-devel,org.kernel.vger.linux-devicetree,org.kernel.vger.linux-kernel |
|---|---|
| Message-ID | <alkooiOtlIF-OZy4@orome> |
On Mon, Jun 22, 2026 at 03:57:37PM +0900, Mikko Perttunen wrote: > Hello everyone, > > this series adds support for Host1x and VIC on Tegra264 SoCs. > The Host1x side is not very interesting, just adding the usual register > definitions and other information. One thing of note is that multimedia > engines apart from VIC have moved away from Host1x on this generation. > > On the VIC side, there is a bit more of a change, as the VIC Falcon is > now RISC-V based. Unlike NVDEC, VIC is still "externally booted", so > the boot sequence is very similar to before. > > host1x uapi-test[1] has been updated for Tegra264. Necessary headers for > constructing VIC jobs have been added to open-gpu-doc[2]. > > Patches 1 and 2 add new compatible strings to Host1x and VIC device tree > bindings. > > Patch 3 fixes the context device device tree parsing code to handle > iommu-map entries with length more than 1. > > Patch 4 adds Tegra264 support to the Host1x driver. > > Patches 5 and 6 add Tegra264 support to the VIC driver. > > Patch 7 adds Host1x and VIC nodes to the Tegra264 device tree. > > Thank you, > Mikko > > [1] https://github.com/cyndis/uapi-test > [2] https://github.com/NVIDIA/open-gpu-doc/blob/master/classes/video/clceb6.h > https://github.com/NVIDIA/open-gpu-doc/blob/master/classes/video/vic_ceb6_types.h > > --- > Changes in v2: > - Updated dt-bindings changes to be chip-specific > - Link to v1: https://patch.msgid.link/[email protected] > > --- > Mikko Perttunen (6): > dt-bindings: display: tegra: Changes to support Tegra264 > dt-bindings: display: tegra: Add Tegra264 compatible for VIC > gpu: host1x: Correctly parse linear ranges of context devices > drm/tegra: falcon: Add support for RISC-V external boot > drm/tegra: vic: Add Tegra264 support > arm64: tegra: Add Host1x and VIC on Tegra264 > > Santosh BS (1): > gpu: host1x: Add Tegra264 support > > .../display/tegra/nvidia,tegra124-vic.yaml | 1 + > .../display/tegra/nvidia,tegra20-host1x.yaml | 20 ++- > arch/arm64/boot/dts/nvidia/tegra264.dtsi | 63 +++++++ > drivers/gpu/drm/tegra/drm.c | 1 + > drivers/gpu/drm/tegra/falcon.c | 66 ++++++-- > drivers/gpu/drm/tegra/falcon.h | 23 +++ > drivers/gpu/drm/tegra/vic.c | 95 ++++++++--- > drivers/gpu/drm/tegra/vic.h | 9 +- > drivers/gpu/host1x/Makefile | 3 +- > drivers/gpu/host1x/context.c | 13 +- > drivers/gpu/host1x/dev.c | 41 +++++ > drivers/gpu/host1x/hw/cdma_hw.c | 12 +- > drivers/gpu/host1x/hw/host1x10.c | 33 ++++ > drivers/gpu/host1x/hw/host1x10.h | 15 ++ > drivers/gpu/host1x/hw/host1x10_hardware.h | 21 +++ > drivers/gpu/host1x/hw/hw_host1x10_common.h | 6 + > drivers/gpu/host1x/hw/hw_host1x10_hypervisor.h | 10 ++ > drivers/gpu/host1x/hw/hw_host1x10_uclass.h | 181 +++++++++++++++++++++ > drivers/gpu/host1x/hw/hw_host1x10_vm.h | 36 ++++ > 19 files changed, 601 insertions(+), 48 deletions(-) > --- > base-commit: 4549871118cf616eecdd2d939f78e3b9e1dddc48 > change-id: 20260313-t264-host1x-c97171fdde77 Patches 1-6 applied to drm-misc-next. I'll pick up patch 7 into the Tegra tree because it looks like there will be a conflict. Thanks, Thierry
signature.asc
(application/pgp-signature, 833 B)
-----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmpZKMoACgkQ3SOs138+ s6G4KQ//ebtuNr5aOo89zzDeWrMvvJTVayssLnFhT9bMtVMUD0ZPgVMU8xjo+8ty j5U696bYojLN85rUr21HAtVyvOM+TvwZmPBULZKn0dGxr3r6JsVmt2oC86CUumCl xD25XFItD4ZDNVW+MT9koP+9qfDTjZAH4moKWzkZ6+RH4Dw9VZUl41BqKGxZqwQV o/a29mu+F8U5yxe9hNuLy15mtuWNhGSV7PxWAk3qXI8y0mEp+sAcB2ZexnKo99dd Arxi9pTN/t9wSPvA9aMwR0jAaXIW7s1LTHPo/k+zgLRfLSx9ZvgEweTzfEKkTD+I 1DnL5oIg7xrwPXSfjZvC2Hlh60G9YMAuHwT/raMDVZWLfRXs1rdBCYESip4FAaGk tKzW/10IC6xlHyTv/KP9C0wnNHWY9NxajQJ3rptnHXFZeOITgDwMls5SKUg+VIR8 iqssz9qeFOyQapal65F/K/Q2COlRDvunfg7MiTjmoDw2VOf3wnWdUf21UAx7+khr CbxM+x52BT3l+vcByu7TLxyJfBQXrTX58FqxBY900Om8AqRwe0bJkFUGqlwGmWOU qu4ZwHgHbKVJXXf4+jqE7lC8zwK0BinkfpziTPTSGXY+eZxMDjZVnexFbbho7MiA g3y+aYTGWKsOGfP9zBqSK2OqiVCh1s1bgguKyJybaAnvUCEPTNg= =o0iL -----END PGP SIGNATURE-----