Re: [PATCH v3] riscv/virt: Add optional UART1

Joel Stanley <[email protected]>
Newsgroups org.nongnu.qemu-riscv,org.nongnu.qemu-devel
Message-ID <CACPK8XefKWYjBqZrhbgf62QaSGqdgGMFwVbB4uwoWz+4ZfhmkQ@mail.gmail.com>
On Sat, 18 Jul 2026 at 11:46, Yanfeng Liu <[email protected]> wrote:
> --- a/docs/system/riscv/virt.rst
> +++ b/docs/system/riscv/virt.rst
> @@ -16,7 +16,7 @@ The ``virt`` machine supports the following devices:
>  * Core Local Interruptor (CLINT)
>  * Platform-Level Interrupt Controller (PLIC)
>  * CFI parallel NOR flash memory
> -* 1 NS16550 compatible UART
> +* Either 1 or 2 NS16550 compatible UARTs
>  * 1 Google Goldfish RTC
>  * 1 SiFive Test device
>  * 8 virtio-mmio transport devices
> @@ -27,6 +27,9 @@ The hypervisor extension has been enabled for the default CPU, so virtual
>  machines with hypervisor extension can simply be used without explicitly
>  declaring.
>
> +The second UART only exists if a backend is configured explicitly (e.g.
> +with a second `-serial` command line option).

This breaks the docs build. I think you want ``-serial``.

Cheers,

Joel
lmpx.com only provides a reader for public news (NNTP) servers. It is not affiliated with the servers or forums shown here and is not responsible for the content of articles, which is written by their respective authors.