Re: [GIT PULL] SoCFPGA updates for next (2026-08-17)

Tom Rini <[email protected]>
Newsgroups org.u-boot-project.lists.u-boot
Message-ID <20260819182251.GA1954583@bill-the-cat>
On Wed, Aug 19, 2026 at 09:16:43AM +0800, Chee, Tien Fong wrote:
> Hi Tom,
> 
> On Tue, 18 Aug 2026 20:17:15 +0000, Tom Rini <[email protected]> wrote:
> > I know CI doesn't fail on this, so I only saw it in my build logs:
> >        arm:  w+   socfpga_de10_nano
> > +(socfpga_de10_nano)
> > +(socfpga_de10_nano) WARNING: unmet direct dependencies detected for DESIGNWARE_WATCHDOG
> > +(socfpga_de10_nano)   Depends on [n]: WDT [=n]
> > +(socfpga_de10_nano)   Selected by [y]:
> > +(socfpga_de10_nano)   - ARCH_SOCFPGA_CYCLONE5 [=y] && ARM [=y] && ARCH_SOCFPGA [=y] && !TARGET_SOCFPGA_TERASIC_SOCKIT [=n] && !TARGET_SOCFPGA_EBV_SOCRATES [=n] && !TARGET_SOCFPGA_SOFTING_VINING_FPGA [=n]
> > 
> > That needs to be fixed.
> 
> Changelog since tags/u-boot-socfpga-next-20260817:
> 
> - arm: socfpga: cyclone5: select WDT with DESIGNWARE_WATCHDOG
>   ARCH_SOCFPGA_CYCLONE5 now selects WDT with the same board filter as
>   DESIGNWARE_WATCHDOG. socfpga_de10_nano no longer warns about the
>   unmet DESIGNWARE_WATCHDOG dependency.
> 
> This pull request updates SoCFPGA platforms with Stratix 10 and N5X
> driver-model conversions, DDR robustness fixes, Agilex5 storage and DT
> updates, and Gen5/Arria10 maintenance.
> 
> Stratix 10
> Switch to the upstream Linux DT, combine boot-flash defconfigs, and move
> firmware register settings into the device tree. Enable the system
> manager driver, refactor the S10 clock driver, exclude S10 from legacy
> MMC clkmgr address lookup, and improve SPL data save/restore and
> watchdog support.
> 
> N5X
> Enable the system manager driver and switch firewall setup to driver
> model. Adopt the upstream Linux DT, update GMAC nodes, consolidate
> ATF/VAB defconfigs, and use common SoC64 environment settings. Enable
> CMD_MTD and ISSI QSPI, split the reset manager into common and
> platform-family parts, and drop the kernel node from binman for the
> non-VAB flow.
> 
> DDR and memory
> Add ECC DRAM scrubbing and DRAM size checking for Gen5/Arria10,
> secure-region support for the ATF flow, a delay before MBRDADDR writes,
> and a data-cache flush fix. Use dev_read_addr_index_ptr() in the DDR
> driver.
> 
> Agilex / Agilex5
> Add an Agilex eMMC device tree, enable 8-bit eMMC, restrict watchdog0
> autostart, set DTB filename and kernel-node removal for non-secure boot,
> disable gmac2 on Agilex7M, and update Agilex PLL sync-to-async
> configuration.
> 
> Gen5 / Arria10 and cleanup
> Improve QTS handoff prepare isolation, fix the PL330 TARGET-to-ARCH
> naming, enable DesignWare watchdog and random MAC on Arria10, select WDT
> with DESIGNWARE_WATCHDOG on Cyclone V, and apply related Kconfig, FPGA,
> clock and MAINTAINERS cleanups.
> 
> Please pull the updated tag.

Applied to u-boot/next, thanks!

-- 
Tom
signature.asc (application/pgp-signature, 228 B)
-----BEGIN PGP SIGNATURE-----

iHUEABYKAB0WIQTzzqh0PWDgGS+bTHor4qD1Cr/kCgUCaoX0eAAKCRAr4qD1Cr/k
CpthAQCvVSgW6SLzNnmNCBVXFXx0ymjgh4oRKHEKFAmoyY6qkwEAqiAaPKIZ03kB
KfT1avPQmux2/HuVwPn31lllF56Jqww=
=p0+o
-----END PGP SIGNATURE-----
lmpx.com only provides a reader for public news (NNTP) servers. It is not affiliated with the servers or forums shown here and is not responsible for the content of articles, which is written by their respective authors.