Re: [PATCH v1 02/12] mips: en75xx: add TPL and SPL early boot stages
Tom Rini <[email protected]>
| Newsgroups | org.u-boot-project.lists.u-boot |
|---|---|
| Message-ID | <20260825225356.GD523975@bill-the-cat> |
On Wed, Aug 26, 2026 at 04:11:57AM +0530, AK Sharma wrote: > Add the TPL and SPL stages for the EN75xx. The TPL brings up the cache > and SoC straps, runs the vendor DDR calibration stage from flash via the > early SFC (serial-flash controller) reader, then the SPL loads U-Boot > proper. > > The DDR calibration stage is a vendor artifact read from flash at boot > and is not shipped in-tree; see arch/mips/mach-en75xx/README.ddr-blob for > how to obtain it and its checksums. > > Signed-off-by: AK Sharma <[email protected]> > --- > arch/mips/mach-en75xx/README.ddr-blob | 21 ++ Documentation needs to be in rST format and under doc/ (and then make KDOC_WERROR=1 htmldocs must be clean). -- Tom
signature.asc
(application/pgp-signature, 228 B)
-----BEGIN PGP SIGNATURE----- iHUEABYKAB0WIQTzzqh0PWDgGS+bTHor4qD1Cr/kCgUCao4dAAAKCRAr4qD1Cr/k Chw8AQC9NfkifRoTc0/5B/pXT7GDmHfXIE6HL9m8Y/wCnoSiswD8Clz+7/WF0znh w48bgqVyGfJmaiA2F8E+zlUPg5o5GQE= =9CkO -----END PGP SIGNATURE-----