Re: [PATCH v1 00/12] mips: add EcoNet/Airoha EN75xx (EN7512/EN7528) SoC support

On Wed, Aug 26, 2026 at 04:11:55AM +0530, AK Sharma wrote:

> This series adds U-Boot support for the EcoNet/Airoha EN75xx MIPS SoC
> family: the big-endian MIPS34Kc EN7512/EN7521 and the little-endian
> MIPS1004Kc EN7528, used in many GPON/XPON ONT home gateways. It extends
> the existing Airoha SNFI SPI-NAND and GDM Ethernet drivers.
> 
> It brings up the SoC (TPL/SPL, cache/CM init), and adds the UART, the
> EN75 BMT SPI-NAND bad-block mapping, weak bootm decompression hooks for
> the coherent CM, and Ethernet. Reference boards for the EN7512 and EN7528
> are included, plus the EN7528 R3-hook boot variant.
> 
> The DDR calibration stage is a vendor artifact and is not shipped
> in-tree. The reference board packages it as a binman "blob-ext"; build
> those configs with BINMAN_ALLOW_MISSING=1 and supply the blob to run
> (see arch/mips/mach-en75xx/README.ddr-blob). A native DDR-init
> implementation is a known TODO.
> 
> Tested on a Nokia G-2425G-A (EN7528, MT29F2G01 SPI-NAND): boots to the
> prompt with correct 256 MiB DRAM, working Ethernet/TFTP and SPI-NAND.

I am glad to see this effort. I am, after reviewing a few of the
patches, worried that this is still too much of a vendor port rather
than re-working the vendor port to match upstream best practices.
Perhaps one thing that would help is to keep in mind what the minimum
set of additions required are, to get a good amount of functionality.
And then follow-up patches once the core is in. Thanks.

-- 
Tom

-----BEGIN PGP SIGNATURE-----

iHUEABYKAB0WIQTzzqh0PWDgGS+bTHor4qD1Cr/kCgUCao4fIQAKCRAr4qD1Cr/k
CjjMAQDETqw63xt1P3KuN6NuLYeEw039XZKLkKzQs8Do2VC3AQD+JcsZOM8+hvp7
sJJJ1FDr+Ekkao2LqslOIgxC/xsx4As=
=M7iz
-----END PGP SIGNATURE-----