Re: stm32f1_clk.c set systemclock for PLL *6.5

Hello Kontais,

please write to the mailing list as perhaps others may be interested.

>>>>> "kontais" == kontais  <kontais-Dw/[email protected]> writes:

    kontais> Hi Uwe, When a use Makefile.cm3-gccdbg to make a debug file, I
    kontais> get the error output bellow.  the error line is deal with
    kontais> STM32F105x and STM32F107x system clock (PLL input clock x 6.5),
    kontais> need move down after pllinput value set.

Okay. Use SVN Head. This just applied batch of patches mostly reworks clock
setup. This rework should bring F105/7 in a better shape.

Remember to appy the the changes mentioned in my other mail to the mailing
list.

Bye
-- 
Uwe Bonnes                bon-1JbLm1bU5j5ZIx36JBfelj3+ndqKAYMe9FMPySWZwLkb1SvskN2V4Q@public.gmane.org

Institut fuer Kernphysik  Schlossgartenstrasse 9  64289 Darmstadt
--------- Tel. 06151 1623569 ------- Fax. 06151 1623305 ---------
_______________________________________________
http://lists.egnite.de/mailman/listinfo/en-nut-discussion