Re: simulation appears okay when programmed not getting all signals.

Jan Coombs <[email protected]> Sat, 23 Jan 2016 08:21:07 +0000
Newsgroups gmane.comp.python.myhdl
Message-ID <20160123082107.6c6a3b29@t500>
hi Edward, 

It was good to speak with you earlier this week.

On Sat, 23 Jan 2016 01:18:28 +0000 (UTC)
Edward Vidal <[email protected]> wrote:

> Hello All,   
>     ran python test_sending31.py --test which generates tb.vcd 

I cloned your git repo, installed rhea properly, changed to
the relevant folder:

/home/jan/.../EdwardVidal/git/jpeg-2000-test/pc_fast_blinker_jpeg

then ran the above command: "pythontest_sending31.py"  and found
only these new files:

./
├── [2016-01-23_07:40:11]  iceriver
│   ├── [2016-01-23_07:40:11]  build_iceriver.log
│   ├── [2016-01-23_07:40:11]  catboard.bin
│   ├── [2016-01-23_07:40:09]  catboard.blif
│   ├── [2016-01-23_07:40:08]  catboard.pcf
│   ├── [2016-01-23_07:40:11]  catboard.txt
│   ├── [2016-01-23_07:40:06]  catboard.v
│   ├── [2016-01-23_07:40:08]  catboard.ys
│   └── [2016-01-23_06:39:58]  pck_myhdl_10.vhd
├── [2016-01-23_07:44:51]  test_sending31.py
2 directories, 51 files


The related .vcd (signal trace) file you refer to seems to be
missing, what is needed to fix this? 


Jan Coombs

------------------------------------------------------------------------------
Site24x7 APM Insight: Get Deep Visibility into Application Performance
APM + Mobile APM + RUM: Monitor 3 App instances at just $35/Month
Monitor end-to-end web transactions and take corrective actions now
Troubleshoot faster and improve end-user experience. Signup Now!
http://pubads.g.doubleclick.net/gampad/clk?id=267308311&iu=/4140
_______________________________________________
myhdl-list mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/myhdl-list