Re: Dual port ram, mixed width byte enables.

On 4/18/16 12:56 PM, Samuele Disegna wrote:
> Hi MyHDLs, Is there a way to implement a dual port ram with mixed
> width ports and or byte enables?
>
> The template to infer one with Altera tools is something like this in
> VHDL:

You should be able to duplicate the template in
MyHDL.  Is there a concern or specific issue you
are having trouble with?

Regards,
Chris


------------------------------------------------------------------------------
Find and fix application performance issues faster with Applications Manager
Applications Manager provides deep performance insights into multiple tiers of
your business applications. It resolves application problems quickly and
reduces your MTTR. Get your free trial!
https://ad.doubleclick.net/ddm/clk/302982198;130105516;z