Inconsistency between simulation and conversion

Hi,

When using this statement "counter.next += 1" I get an error when 
converting my design to VHDL :

myhdl.ConversionError: in file 
Z:\myHDL_Tests\NoiseFilter\src\noise_filter.py, line 51:
     Not supported: Augmented signal assignment

This makes sense.
However, this same statement does not trig any error when simulating the 
design.
Is this the intended behaviour ?

Nicolas


-- 
*Nicolas PINAULT
R&D electronics engineer
*** [email protected] <mailto:[email protected]>

*AATON-Digital*
38000 Grenoble - France
Tel +33 4 7642 9550

http://www.aaton.com
http://www.transvideo.eu
French Technologies for Film and Digital Cinematography

Follow us on Twitter
@Aaton_Digital
@Transvideo_HD

Like us on Facebook
https://www.facebook.com/AatonDigital

------------------------------------------------------------------------------
Find and fix application performance issues faster with Applications Manager
Applications Manager provides deep performance insights into multiple tiers of
your business applications. It resolves application problems quickly and
reduces your MTTR. Get your free trial!
https://ad.doubleclick.net/ddm/clk/302982198;130105516;z

_______________________________________________
myhdl-list mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/myhdl-list