Writing .cpu file for Z80

Sergey Belyashov <[email protected]> Fri, 21 Feb 2020 17:51:13 +0300
Newsgroups gmane.comp.tools.cgen.devel
Message-ID <CAOe0RDxm6UEBM793zNF8KQVoFc4bTw4SiuaDA8+K=Ovk6vR_Gw@mail.gmail.com>
Hi,
I want to rewrite Z80 port using CGEN. And I have following questions:

The Z80 CPU uses prefix opcodes to change opcode tables and operation
registers. For example, <0x21 0x34 0x12> is "LD HL,0x1234", but <0xdd 0x21
0x34 0x12> is "LD IX,0x1234". Do I need write both instructions or is it
possible to write rule which selects proper instruction set or extract
correct register index?

Z80 has special rule to form indirect memory operations using index
registers. There immediate offset is always third byte of instruction. For
example: <0xdd 0x34 0x12> is "INC (IX+0x12)", <0xfd 0x36 0xfe 0xab> is "LD
(IY-0x02),0xAB"... But there are "strange" instructions, where index is
placed before opcode itself: <0xdd 0xcb 0x10 0x1e> is "RR (IX+0x10)" (<0xcb
0x1e> is "RR (HL)", <0xcb> is opcode prefix, which select another opcode
table) and undocumented one <0xdd 0xcb 0x10 0x1f> "RR (IX+0x10),A". Should
I write 2 instructions types?

eZ80 uses four opcode prefixes (.SIS, .SIL, .LIS, .LIL) which set operation
mode (.IL - long instruction (24 bit immediate), .IS - short instruction
(16 bit immediate), .S - 16 bit processing, .L - 24 bit processing): <0x40
0x21 0x34 0x12> is "LD.SIS HL,0x1234" and <0x5b 0x21 0x56 0x34 0x12> is
"LD.LIL HL,0x123456".  These prefixes can be applied to all instructions
(but it has no sense for part of instructions). Moreover, assembler should
support short mode of instructions (.S, .L, .IS, .IL), which is completed
by assembler depending on compiling mode (ADL or Z80). Should I generate
all possible combinations (9 x instruction_set)? Is there more correct
solution?

Best regards,
Sergey Belyashov