Re: [PATCH RFC 0/4] mtd/spi-mem: Enable DQS support

--csLLV3JhdNRIAkyk
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline

On Thu, Feb 05, 2026 at 08:06:57PM +0100, Miquel Raynal wrote:
> For his PHY tuning series on the Cadence QSPI controller embedded in TI
> SoCs, Santhosh needs to access the availability of the DQS (data strobe)
> signal. This is a chip dependent capability, which may sometimes be
> enabled.

> base-commit: c5884449d02575c7984000eb30d2a2971c7dfcc7

I don't appear to have this commit and this doesn't seem to apply
against anything I do have, can you please resend at least the first
patch against my tree or Linus' tree.

--csLLV3JhdNRIAkyk
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQEzBAABCgAdFiEEreZoqmdXGLWf4p/qJNaLcl1Uh9AFAmpqjOoACgkQJNaLcl1U
h9CsPAf/fHHDAt+oKKCfY07bWGQaSVkV6a/LhY8URpM1lhWtZa95tUwIWiyZFjZc
m/2yODd4iyJ+XK2+ois6FCYy3HcUSu5auGzNY0g6+DWPCbZavSbC3vJjVYPLolXK
qjpi+Ab6brgj+xRPVUo6D6xVUBMR1mblpEEHKJU0FNg/z1GPUU5atZLdIEIruPT8
V5srEvz14tZz8ND7IGFieYjTojcELpJe9FeXg/+3vNaqBNPODeCz5IbylX3v9YyU
zzilTY8LdTqv11xnW/nLaLExewFjiZ+IbZDB4gnzCpioBV8eN343Cfam3VOHRx4u
soUfZuVn2+AbxTDms6nPGx7Ka1C7uw==
=MEZG
-----END PGP SIGNATURE-----

--csLLV3JhdNRIAkyk--