Re: [PATCH v5 11/25] clk: mediatek: pll: Factorise pll power on/off sequences
Brian Masney <[email protected]>
| Newsgroups | gmane.linux.kernel,gmane.linux.kernel.clk,gmane.linux.drivers.devicetree,gmane.linux.ports.arm.kernel,gmane.linux.ports.arm.mediatek,gmane.linux.network |
|---|---|
| Message-ID | <[email protected]> |
On Sat, Aug 01, 2026 at 01:20:57PM +0200, Louis-Alexis Eyraud wrote: > In order to prepare the MT8189 SoC support, that requires different > registers to control PLL status and perform reset BAR, and so a > different sets of clock operations, split the pll power on and off > sequences from mtk_pll_prepare/unprepare functions into private > subfunctions. > > Signed-off-by: Louis-Alexis Eyraud <[email protected]> Reviewed-by: Brian Masney <[email protected]>