RE: Bigphysarea and mbuff

> I haven't used mbuff but use bigphysearea a lot to share data between rtl 
> and user land.  One issue I had to work through was makeing sure that the 
> memory was marked non-cached to ensure different threads were actually 
> reading/writing data to memory.

How did you do that?  Using /proc/mtrr?

I thought cache issues only matter if you are doing DMA with hardware 
or if you are on an SMP system.  I assumed the CPU has sanity with respect 
to itself and its own cache.

Also you may just want to use the volatile keyword -- are you sure your 
problems were not compiler optimization related rather than cache related? 
Do enlighten me since I need to know about potential bugs in my own code 
and if I do need to use MTRR I want advice..

Thanks,

-Calin


_______________________________________________
Rtl mailing list
[email protected]
http://hq.fsmlabs.com/mailman/listinfo/rtl
http:/www.rtlinux-gpl.org/