Re: [PATCH 6.12.y-cip 00/26] Add RZ/G3L IA55 support
Pavel Machek <[email protected]> Wed, 8 Jul 2026 22:26:03 +0200
| Newsgroups | org.cip-project.lists.cip-dev |
|---|---|
| Message-ID | <[email protected]> |
Hi! > The IRQC block on the RZ/G3L SoC is almost identical to the one found on > the RZ/G2L SoC, with the following differences: > > - The number of GPIO interrupts for TINT selection is 113 instead of 123. > - The pin index and TINT selection index are not in the 1:1 map. > - The number of external interrupts are 16 instead of 8, out of these > 8 external interrupts are shared with TINT. > .../renesas,rzg2l-irqc.yaml | 157 ++--- > drivers/irqchip/irq-renesas-rzg2l.c | 627 ++++++++++++++---- This looks okay to me. Reviewed-by: Pavel Machek <[email protected]> However... this is unused for the moment, right? I don't see dts changes that would actually activate the support. Best regards, Pavel
signature.asc
(application/pgp-signature, 195 B)
-----BEGIN PGP SIGNATURE----- iF0EABECAB0WIQRPfPO7r0eAhk010v0w5/Bqldv68gUCak6yWwAKCRAw5/Bqldv6 8mMbAKCMMv3gTpQHcLK+h5MDzC6vUdWNnACfe0u9QQIxoM7U6OMdkKDHS4JnwWU= =J2mw -----END PGP SIGNATURE-----