[PATCH v4 0/3] phy: rockchip: inno-csidphy: fix 2500 Mbps support and add clock lane phase tuning
Gerald Loacker <[email protected]>
| Newsgroups | org.infradead.lists.linux-rockchip,org.infradead.lists.linux-arm-kernel,org.infradead.lists.linux-phy,org.kernel.vger.linux-devicetree,org.kernel.vger.linux-kernel |
|---|---|
| Message-ID | <20260725-feature-mipi-csi-dphy-4k60-v4-0-5b2c4626d31e@wolfvision.net> |
This series fixes and extends the Rockchip Innosilicon CSI D-PHY driver to support data rates up to 2500 Mbps and adds optional board-specific clock lane phase tuning for signal integrity. Patch 1 fixes an off-by-one error in the rk1808 hsfreq range table: the final entry was capped at 2499 Mbps, causing a rejection of the maximum supported rate of 2500 Mbps. Patches 2 and 3 add an optional rockchip,clk-lane-phase device tree property that allows tuning the clock lane sampling phase in ~40 ps steps to compensate for board-level signal integrity variations. --- Changes in v4: - phy: rockchip: inno-csidphy: warn and clamp to default instead of failing probe for invalid rockchip,clk-lane-phase values (Michael Riesch) - Rebased series onto latest phy/next - Link to v3: https://patch.msgid.link/20260630-feature-mipi-csi-dphy-4k60-v3-0-176792ab71fa@wolfvision.net Changes in v3: - dt-bindings: add default for rockchip,clk-lane-phase - Link to v2: https://patch.msgid.link/20260619-feature-mipi-csi-dphy-4k60-v2-0-323356c2cc2e@wolfvision.net Changes in v2: - dt-bindings: improve rockchip,clk-lane-phase description wording (Conor Dooley) - Link to v1: https://patch.msgid.link/20260617-feature-mipi-csi-dphy-4k60-v1-0-4611ff00b0ff@wolfvision.net To: Vinod Koul <[email protected]> To: Neil Armstrong <[email protected]> To: Heiko Stuebner <[email protected]> To: Rob Herring <[email protected]> To: Krzysztof Kozlowski <[email protected]> To: Conor Dooley <[email protected]> Cc: [email protected] Cc: [email protected] Cc: [email protected] Cc: [email protected] Cc: [email protected] --- Gerald Loacker (3): phy: rockchip: phy-rockchip-inno-csidphy: fix rk1808 hsfreq table dt-bindings: phy: rockchip-inno-csi-dphy: add rockchip,clk-lane-phase property phy: rockchip: phy-rockchip-inno-csidphy: add clock lane phase tuning .../bindings/phy/rockchip-inno-csi-dphy.yaml | 10 ++++++++ drivers/phy/rockchip/phy-rockchip-inno-csidphy.c | 27 +++++++++++++++++++++- 2 files changed, 36 insertions(+), 1 deletion(-) --- base-commit: ee6aa0f01d4e8eddf1c7fda49d65c7ef12444e78 change-id: 20260617-feature-mipi-csi-dphy-4k60-9879c3d1fe4f Best regards, -- Gerald Loacker <[email protected]> _______________________________________________ Linux-rockchip mailing list [email protected] http://lists.infradead.org/mailman/listinfo/linux-rockchip