Re: [PATCH v4 0/5] PCI: rcar-gen4: irqchip/gic-v3: Handle GIC ITS
Manivannan Sadhasivam <[email protected]>
| Newsgroups | org.kernel.vger.linux-renesas-soc,org.infradead.lists.linux-arm-kernel,org.kernel.vger.linux-devicetree,org.kernel.vger.linux-doc,org.kernel.vger.linux-kernel,org.kernel.vger.linux-pci |
|---|---|
| Message-ID | <ybnitlgx3dcqsesubz6jz7pn6snseuxhtz564tinbtvukianaq@33ubmcynyqmt> |
On Tue, Jul 07, 2026 at 10:35:38PM +0200, Marek Vasut wrote: > Configure all R-Car Gen4 PCIe controller MSI registers fully, both in > case MSI are enabled and disabled. > > Patch GIC ITS driver and add quirks for R-Car Gen4 GIC ITS, which is > configured to 32-bit address width for AXI or APB interface. > > Switch R-Car V4H to use GIC ITS in its DT and describe the GIC ITS > implementation cacheable and shareable limitations. > > Marek Vasut (5): > PCI: dwc: Determine whether iMSI is used before calling .init > PCI: rcar-gen4: Configure AXIINTC if iMSI-RX not used > irqchip/gic-v3: Refactor GIC600 limited to 32bit PA erratum handling > irqchip/gic-v3: Add Renesas R-Car Gen4 erratum workaround Is there a functional dependency between irqchip and PCI patches? Since the irqchip patches touch ARM64 Kconfig etc... I'm wondering if it still need to go through PCI tree. - Mani -- மணிவண்ணன் சதாசிவம்