Re: [PATCH 16/26] hw/rtc: Add PolarFire SoC RTC model

On Thu, Jul 23, 2026 at 11:18:43PM +0800, Bin Meng wrote:
> The PolarFire SoC exposes an RTC with binary and calendar modes,
> programmable prescaling, alarms, and wakeup and match interrupts.
> 
> Add a standalone device model with explicit MMIO handling for time,
> commands, alarms, interrupt state, reset, and migration. Add its
> Kconfig and Meson entries and list it under the PolarFire SoC
> maintainer section.
> 
> Signed-off-by: Bin Meng <[email protected]>
> +
> +#define RTC_REG(offset) ((offset) / sizeof(uint32_t))
> +
> +static uint64_t mchp_pfsoc_rtc_get_count(MchpPfSoCRtcState *s)
> +{
> +    if (!s->running) {
> +        return s->frozen_count;
> +    }
> +
> +    return s->tick_offset +
> +           qemu_clock_get_ns(rtc_clock) / NANOSECONDS_PER_SECOND;
> +}

Just to be sure, this is done to match the hardware's behaviour of
resetting the count when the device is power cycled?

> +
> +static void mchp_pfsoc_rtc_set_count(MchpPfSoCRtcState *s, uint64_t count)
> +{
> +    if (s->running) {
> +        s->tick_offset = (int64_t)count -
> +            qemu_clock_get_ns(rtc_clock) / NANOSECONDS_PER_SECOND;
> +    } else {
> +        s->frozen_count = count;
> +    }
> +}

-----BEGIN PGP SIGNATURE-----

iHUEABYKAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCamIzIAAKCRB4tDGHoIJi
0rpnAQCWz6gNYKeDn9Qpwv3bhQTrNVhKkJWv+5Y6qEVLBzdeuQEAkp1IlcA4biDw
Ut0omIfms8oOjo9DOtRVmMaGalfsTAg=
=3MB0
-----END PGP SIGNATURE-----